We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!

Sign In

AR# 30312: 10.1.00 - System Generator for DSP - I am able to generate my model using the DCM option for "Multirate Implementation" despite having blocks in my design that are listed as unsupported for the DCM

AR# 30312

10.1.00 - System Generator for DSP - I am able to generate my model using the DCM option for "Multirate Implementation" despite having blocks in my design that are listed as unsupported for the DCM

Description

Why am I able to generate my model using the DCM option for "Multirate Implementation" despite having blocks in my design that are listed as unsupported for the DCM?

Solution

This is a known issue in System Generator 10.1.00 for several blocks. The following Sysgen Blocks will not work with the new Multirate DCM implementations; however, SysGen does not issue a DRC error when these blocks are encountered in the design:

1) Downsample Block: First value of Frame

2) Upsample Block: Insertion of Zeroes

3) Time Division Multiplexer

4) Time Division DeMux

5) Parallel to Serial with latency = 0

6) ce_probe

7) clk_probe

8) FIR Compiler: Core rate != Input Sample rate

If you wish to use the DCM option for your "Multirate Implementation" you should not use the blocks listed.