clash-lib: CAES Language for Synchronous Hardware - As a Library

This is a package candidate release! Here you can preview how this package release will appear once published to the main package index (which can be accomplished via the 'maintain' link below). Please note that once a package has been published to the main package index it cannot be undone! Please consult the package uploading documentation for more information.

CλaSH (pronounced ‘clash’) is a functional hardware description language that
borrows both its syntax and semantics from the functional programming language
Haskell. The CλaSH compiler transforms these high-level descriptions to
low-level synthesizable VHDL, Verilog, or SystemVerilog.

Features of CλaSH:

Strongly typed, but with a very high degree of type inference, enabling both
safe and fast prototyping using concise descriptions.

Interactive REPL: load your designs in an interpreter and easily test all
your component without needing to setup a test bench.

Higher-order functions, with type inference, result in designs that are
fully parametric by default.

Synchronous sequential circuit design based on streams of values, called
Signals, lead to natural descriptions of feedback loops.

Maintainers' corner

Readme for clash-lib-0.99.2

clash-lib - CλaSH compiler, as a library

See the LICENSE file for license and copyright details

CλaSH - A functional hardware description language

CλaSH (pronounced ‘clash’) is a functional hardware description language that
borrows both its syntax and semantics from the functional programming language
Haskell. The CλaSH compiler transforms these high-level descriptions to
low-level synthesizable VHDL, Verilog, or SystemVerilog.

Features of CλaSH:

Strongly typed (like VHDL), yet with a very high degree of type inference,
enabling both safe and fast prototying using consise descriptions (like
Verilog).

Interactive REPL: load your designs in an interpreter and easily test all
your component without needing to setup a test bench.

Higher-order functions, with type inference, result in designs that are
fully parametric by default.

Synchronous sequential circuit design based on streams of values, called
Signals, lead to natural descriptions of feedback loops.