In an orthogonal frequency division multiplexing (OFDM) system which uses an outer Reed-Solomon encoder and interleaver an inner convolutional encoder, after the inner convolutional encoding the data bits are interleaved, and then grouped into symbols, each symbol having m bits. After grouping,...http://www.google.com/patents/US6717908?utm_source=gb-gplus-sharePatent US6717908 - Bit interleaving for orthogonal frequency division multiplexing in the transmission of digital signals

In an orthogonal frequency division multiplexing (OFDM) system which uses an outer Reed-Solomon encoder and interleaver an inner convolutional encoder, after the inner convolutional encoding the data bits are interleaved, and then grouped into symbols, each symbol having m bits. After grouping, the symbols are mapped to a complex plane using quadrature amplitude modulation (QAM). Thus, bits, not symbols, are interleaved by the inner interleaver. A receiver performs a soft decision regarding the value of each bit in each complex QAM symbol received.

a computer logic storage device readable by a digital processing system; and

instructions embodied in the logic storage device, the instructions being executable by the digital processing system for performing method steps for undertaking a soft decision regarding a value of each symbol, the method steps comprising:

determining a first set of possible values for each symbol, each value in the first set having a binary value of 0 in a predetermined bit;

determining, for each symbol, a magnitude difference between the symbol and each possible value in the first set of possible values; and

determining the smallest magnitude difference and generating a first signal representative thereof;

determining a second set of possible values for each symbol, each value in the second set having a binary value of 1 in a predetermined bit;

determining, for each symbol, a magnitude difference between the symbol and each possible value in the second set of possible values;

determining the smallest magnitude difference and generating a second signal representative thereof, wherein determining a first set of possible values for each symbol further comprises:

determining a first set of estimated values of the symbol, and determining a second set of possible values for each symbol further comprises:

determining a second set of estimated values for each symbol and wherein the first and second set of estimated values is based on a pilot signal.

for each substream, a soft decision quantizer for determining a binary value of each bit represented by each symbol in the substream, the soft decision quantizer further comprising:

means for determining a first set of possible values for each symbol, each value in the first set having a binary value of 0 in a predetermined bit;

means for determining, for each symbol, a magnitude difference between the symbol and each possible value in the first set of possible values; and

means for determining the smallest magnitude difference and generating a first signal representative thereof.

3. The device of claim 2, wherein the soft decision quantizer further comprises:

means for determining a second set of possible values for each symbol, each value in the second set having a binary value of 1 in a predetermined bit;

means for determining, for each symbol, a magnitude difference between the symbol and each possible value in the second set of possible values; and

means for determining the smallest magnitude difference and generating a second signal representative thereof.

4. The device of claim 3, wherein the soft decision quantizer further comprises means for returning a binary 1 when the first signal is greater than the second signal, and otherwise returning a binary 0.

5. The device of claim 4, wherein the soft decision quantizer further comprises means for returning a confidence value proportional to the magnitude of the difference between the first and second signals.

6. The device of claim 4, in combination with the the receiver, the receiver further comprising a guard period deleter for deleting guard periods in the OFDM signal, prior to inputting the OFDM signal to the soft decision quantizer.

7. The device of claim 3, wherein the means for determining a first set of possible values for each symbol further comprises means for determining a first set of estimated values of the symbol, and the means for determining a second set of possible values for each symbol further comprises means for determining a second set of estimated values for each symbol.

8. The device of claim 7, wherein the first and second set of estimated values is based on the amplitude of each symbol.

a computer logic storage device readable by a digital processing system; and

instructions embodied in the logic storage device, the instructions being executable by the digital processing system for performing method steps for undertaking a soft decision regarding a value of each symbol, the method steps comprising:

determining a first set of possible values for each symbol, each value in the first set having a binary value of 0 in a predetermined bit;

determining, for each symbol, a magnitude difference between the symbol and each possible value in the first set of possible values; and

determining the smallest magnitude difference and generating a first signal representative thereof.

10. The device of claim 9, wherein the method steps performed by the instructions further comprises:

determining a second set of possible values for each symbol, each value in the second set having a binary value of 1 in a predetermined bit;

determining, for each symbol, a magnitude difference between the symbol and each possible value in the second set of possible values; and

determining the smallest magnitude difference and generating a second signal representative thereof.

11. The device of claim 10, wherein the method steps performed by the instructions further comprises returning a binary 1 when the first signal is greater than the second signal, and otherwise returning a binary 0.

12. The device of claim 11, wherein the method steps performed by the instructions further comprises returning a confidence value proportional to the magnitude of the difference between the first and second signals.

13. The device of claim 11, in combination with the receiver, the receiver further comprising deleting guard periods in the OFDM signal, prior to inputting the OFDM signal for undertaking the soft decision.

14. The device of claim 10, wherein determining a first set of possible values for each symbol further comprises determining a first set of estimated values of the symbol, and determining a second set of possible values for each symbol further comprises for determining a second set of estimated values for each symbol.

15. The device of claim 14, wherein the first and second set of estimated values is based on the amplitude of each symbol.

16. For a receiver receiving n substreams of an orthogonal frequency division multiplexed (OFDM) signal containing complex phase-adjusted symbols, each symbol representing m data bits, a method for determining a binary value of each bit represented by each symbol in the substeam, the method comprising:

determining a first set of possible values for each symbol, each value in the first set having a binary value of 0 in a predetermined bit;

determining, for each symbol, a magnitude difference between the symbol and each possible value in the first set of possible values; and

determining the smallest magnitude difference and generating a first signal representative thereof.

17. The method of claim 16, further comprising:

determining a second set of possible values for each symbol, each value in the second set having a binary value of 1 in a predetermined bit;

determining, for each symbol, a magnitude difference between the symbol and each possible value in the second set of possible values; and

determining the smallest magnitude difference and generating a second signal representative thereof.

18. The method of claim 17, further comprising comprises means for returning a binary 1 when the first signal is greater than the second signal, and otherwise returning a binary 0.

19. The method of claim 18, further comprising returning a confidence value proportional to the magnitude of the difference between the first and second signals.

20. The method of claim 17, wherein determining a first set of possible values for each symbol further comprises determining a first set of estimated values of the symbol, and determining a second set of possible values for each symbol further comprises determining a second set of estimated values for each symbol.

21. The method of claim 20, wherein the first and second set of estimated values is based on the amplitude of each symbol.

22. The method of claim 20, wherein the first and second set of estimated values is based on a pilot signal.

means for determining a first set of possible values for each symbol, each value in the first set having a binary value of 0 in a predetermined bit;

means for determining, for each symbol, a magnitude difference between the symbol and each possible value in the first set of possible values;

means for determining the smallest magnitude difference between the symbol and the first set of possible values to generate a first signal representative thereof;

means for determining a second set of possible values for each symbol, each value in the second set having a binary value of 1 in a predetermined bit;

means for determining, for each symbol, a magnitude difference between the symbol and each possible value in the second set of possible values; and

means for determining the smallest magnitude difference between the symbol and the second set of possible values to generate a second signal representative thereof.

25. The device of claim 24, wherein each soft decision quantizer further comprises means for returning a binary 1 when the first signal is greater than the second signal, and otherwise returning a binary 0.

26. The device of claim 23, further comprising a guard period deleter for deleting guard periods in the OFDM signal, prior to inputting the OFDM signal into the soft decision quantizer.

using a plurality of soft decision quantizers corresponding to the n substreams to determine a value of each symbol in a corresponding substream;

combining the data bits generated by the plurality of soft decision quantizers;

re-ordering the combined data bits into an order that the data bits were in before being interleaved; and

decoding the re-ordered data bits.

28. The method of claim 27, wherein determining the value of each symbol comprises:

determining a first set of possible values for each symbol, each value in the first set having a binary value of 0 in a predetermined bit;

determining, for each symbol, a magnitude difference between the symbol and each possible value in the first set of possible values;

determining the smallest magnitude difference between the symbol and the first set of possible values to generate a first signal representative thereof;

determining a second set of possible values for each symbol, each value in the second set having a binary value of 1 in a predetermined bit;

determining, for each symbol, a magnitude difference between the symbol and each possible value in the second set of possible values; and

determining the smallest magnitude difference between the symbol and second set of possible values to generate a second signal representative thereof.

29. The method of claim 28, wherein determining the value of each symbol:

returning a binary 1 when the first signal is greater than the second signal, and otherwise returning a binary 0.

30. The method of claim 27, further comprising deleting guard periods in the OFDM signal prior to inputting the OFDM signal into the soft decision quantizer.

31. For a receiver receiving n substreams of an orthogonal frequency division multiplexed (OFDM) signal containing complex phase-adjusted symbols, each symbol representing m data bits, a method for determining a binary value of each bit represented by each symbol in the substeam, the method comprising:

determining a first set of possible values for each symbol, each value in the first set having a binary value of 0 in a predetermined bit;

determining, for each symbol, a magnitude difference between the symbol and each possible value in the first set of possible values; and

determining the smallest magnitude difference an generating a first signal representative thereof;

determining a second set of possible values for each symbol, each value in the second set having a binary value of 1 in a predetermined bit;

determining, for each symbol, a magnitude difference between the symbol and each possible value in the second set of possible values; and

determining the smallest magnitude difference an generating a second signal representative thereof, wherein the means for determining a first set of possible values for each symbol further comprises:

determining a first set of estimated values of the symbol, and determining a second set of possible values for each symbol further comprises:

determining a second set of estimated values for each symbol and wherein the first and second set of estimated values is based on a pilot signal.

instructions for determining a first set of possible values for each symbol, each value in the first set having a binary value of 0 in a predetermined bit;

instructions for determining, for each symbol, a magnitude difference between the symbol and each possible value in the first set of possible values; and

instructions for determining the smallest magnitude difference and generating a first signal representative thereof;

instructions for determining a second set of possible values for each symbol, each value in the second set having a binary value of 1 in a predetermined bit;

instructions for determining, for each symbol, a magnitude difference between the symbol and each possible value in the second set of possible values;

instructions for determining the smallest magnitude difference and generating a second signal representative thereof, wherein the instructions for determining a first set of possible values for each symbol further comprises:

instructions for determining a first set of estimated values of the symbol, and the instructions for determining a second set of possible values for each symbol further comprises:

instructions for determining a second set of estimated values for each symbol and wherein the first and second set of estimated values is based on a pilot signal.

Description

This application is a continuation application and claims the benefit of priority of U.S. patent application Ser. No. 09/433,600, filed Nov. 2, 1999, now U.S. Pat. No. 6,282,168, which is a divisonal application of U.S. patent application No. 08/879,297, filed Jun. 19, 1997, and now U.S. Pat. No. 6,151,296, issued Nov. 21, 2000.

BACKGROUND OF THE INVENTION

I. Field of the Invention

The present invention relates generally to the transmission of high rate digital signals such as high definition television (HDTV) signals, and more particularly to orthogonal frequency division multiplexing (OFDM) systems that are used in the transmission of digital signals.

II. Description of the Related Art

Orthogonal frequency division multiplexing (OFDM) is a technique for broadcasting high rate digital signals such as high definition television (HDTV) signals. In OFDM systems, a single high rate data stream is divided into several parallel low rate substreams, with each substream being used to modulate a respective subcarrier frequency. It should be noted that although the present invention is described in terms of quadrature amplitude modulation, it is equally applicable to phase shift keyed modulation systems.

The modulation technique used in OFDM systems is referred to as quadrature amplitude modulation (QAM), in which both the phase and the amplitude of the carrier frequency are modulated. In QAM modulation, complex QAM symbols are generated from plural data bits, with each symbol including a real number term and an imaginary number term and with each symbol representing the plural data bits from which it was generated. A plurality of QAM bits are transmitted together in a pattern that can be graphically represented by a complex plane. Typically, the pattern is referred to as a constellation. By using QAM modulation, an OFDM system can improve its efficiency.

It happens that when a signal is broadcast, it can propagate to a receiver by more than one path. For example, a signal from a single transmitter can propagate along a straight line to a receiver, and it can also be reflected off of physical objects to propagate along a different path to the receiver. Moreover, it happens that when a system uses a so-called cellular broadcasting technique to increase spectral efficiency, a signal intended for a received might be broadcast by more than one transmitter. Hence, the same signal will be transmitted to the receiver along more than one path. Such parallel propagation of signals, whether man-made (i.e., caused by broadcasting the same signal from more than one transmitter) or natural (i.e., caused by echoes) is referred to as multipath. It can be readily appreciated that while cellular digital broadcasting is spectrally efficient, provisions must be made to effectively address multipath considerations.

Fortunately, OFDM systems that use QAM modulation are more effective in the presence of multipath conditions (which, as stated above, must arise when cellular broadcasting techniques are used) than are QAM modulation techniques in which only a single carrier frequency is used. More particularly, in single carrier QAM systems, a complex equalizer must be used to equalize channels that have echoes as strong as the primary path, and such equalization is difficult to execute. In contrast, in OFDM systems the need for complex equalizers can be eliminated altogether simply by inserting a guard interval of appropriate length at the beginning of each symbol. Accordingly, OFDM systems that use QAM modulation are preferred when multipath conditions are expected.

With particular regard to current OFDM systems to understand why the present invention is useful and needed, in current systems the data stream to be broadcast is encoded twice, first with a Reed-Solomon encoder and then with a trellis coding scheme. It should be noted that the present invention is equally applicable to systems in which there is only one coding. In a typical trellis coding scheme, the data stream is encoded with a convolutional encoder and then successive bits are combined in a bit group that will become a QAM symbol. Several bits are in a group, with the number of bits per group being defined by an integer m (hence, each group is referred to as having an m-ary dimension). Typically, the value of m is four, five, six, or seven, although it can be more or less.

After grouping the bits into multi-bit symbols, the symbols are interleaved. By interleaving is meant that the symbol stream is rearranged in sequence, to thereby randomize potential errors caused by channel degradation. To illustrate, suppose five words are to be transmitted. If, during transmission of a non-interleaved signal, a temporary channel disturbance occurs. Under these circumstances, an entire word can be lost before the channel disturbance abates, and it can be difficult if not impossible to know what information had been conveyed by the lost word.

In contrast, if the letters of the five words are sequentially rearranged (i.e., interleaved) prior to transmission and a channel disturbance occurs, several letters might be lost, perhaps one letter per word. Upon decoding the rearranged letters, however, all five words would appear, albeit with several of the words missing letters. It will be readily appreciated that under these circumstances, it would be relatively easy for a digital decoder to recover the data substantially in its entirety. After interleaving the m-ary symbols, the symbols are mapped to complex symbols using QAM principles noted above, multiplexed into their respective sub-carrier channels, and transmitted.

As recognized by the present invention, however, current OFDM systems that use the above-mentioned trellis coding scheme, in which data bits are grouped into symbols prior to interleaving, exhibit performance shortcomings in the presence of multipath conditions in which some of the OFDM sub-carriers are severely attenuated. As further recognized herein, it is possible to improve the performance of OFDM systems in the presence of sub-carrier attenuation caused by multipath conditions. As still further recognized by the present invention, the performance of such an OFDM system can be further improved by undertaking soft decision-making at the receiver in determining received data values.

Accordingly, it is an object of the present invention to provide a system for transmitting high rate digital data in the presence of multipath conditions. Another object of the present invention is to provide a system for transmitting high rate digital data using OFDM principles, which performs comparatively effectively in the presence of sub-carrier attenuation in multipath conditions. Still another object of the present invention is to provide a system for receiving high rate digital data which permits the use of soft decision making on a sub-channel by sub-channel basis to determine data values. Yet another object of the present invention is to provide a system for transmitting high rate digital data that is easy to use and cost-effective to manufacture and implement.

SUMMARY OF THE INVENTION

In an orthogonal frequency division multiplexing (OFDM) transmitter, a device is disclosed for processing digital data bits for transmission thereof to a receiver. The device includes an outer interleaver, preferably a Reed-Solomon code symbol interleaver, for processing the data bits and an inner interleaver for receiving the processed output data bits from the outer interleaver and interleaving the data bits. Also, the device includes means for receiving the interleaved data bits from the inner interleaver and generating a symbol representative of m successive bits from the inner interleaver, wherein m is an integer greater than one.

In the preferred embodiment, a convolutional encoder processes bits between the inner and outer interleavers. Moreover, a means is provided for mapping each symbol to m-ary signal space. As intended by the preferred embodiment, the mapping means uses quadrature amplitude modulation (QAM) to thereby generate complex symbols. In the case wherein m is an odd integer at least equal to five (5), the mapping means minimizes the sum of the Hamming distances between neighboring symbols in a quadrant of the signal space.

As disclosed in further detail below, a serial to parallel converter processes the complex symbols into n substreams, wherein n is an integer greater than one. A guard period generator establishes a guard period in the signal streams. The device is disclosed in combination with the OFDM transmitter, and in further combination with an OFDM system.

In another aspect, a method for transmitting digital data bits using orthogonal frequency division multiplexing (OFDM) includes convolutionally encoding the bits, then interleaving the bits. Next, the method includes grouping m bits in parallel to establish a respective symbol.

In yet another aspect, for a receiver receiving n substreams of an orthogonal frequency division multiplexed (OFDM) signal containing complex phase-adjusted symbols, wherein each symbol represents m data bits, a device is disclosed which includes, for each substream, a soft decision quantizer for determining a binary value of each bit represented by each symbol in the substream. A computer logic device is also disclosed for undertaking this part of the receiver function.

In still another aspect, a device is disclosed for transmitting orthogonal frequency division multiplexing (OFDM) signals. The device includes quadrature amplitude modulation (QAM) means for generating a plurality of QAM symbols. Also, the device includes mapping means for mapping the symbols to m-ary space such that the sum of the Hamming distances between neighboring symbols in the space is minimized, wherein m is an odd integer at least equal to five (5).

The details of the present invention, both as to its structure and operation, can best be understood in reference to the accompanying drawings, in which like reference numerals refer to like parts, and in which:

BRIEF DESCRIPTION OF THE DRAWINGS

The features, objects, and advantages of the present invention will become more apparent from the detailed description set forth below when taken in conjunction with the drawings in which like reference characters identify correspondingly throughout and wherein:

FIG. 1 is a schematic diagram of a digital signal transmission system of the present invention;

FIG. 2 is a schematic diagram showing the relevant portions of a transmitter of the present invention;

FIG. 3 is a schematic diagram showing the relevant portions of a receiver of the present invention; and

FIG. 4 is a flow chart showing the soft decision logic of the present receiver.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring initially to FIG. 1, a system is shown, generally designated 10, for broadcasting high rate digital data to a receiver 12 from one or more essentially identical transmitters 14, 16 via multiple air interface paths 18, 20. In accordance with the present invention, the system 10 is an orthogonal frequency division multiplexing (OFDM) system. Accordingly, the transmitters 14, 16 transmit identical signals to the receiver 12, with each signal being multiplexed into a plurality of n subchannels, wherein n is an integer greater than one (1). In accordance with OFDM principles, each subchannel represents a respective substream of a sequence of complex quadrature amplitude modulated (QAM) symbols. In turn, each QAM symbol represents m data bits, wherein m is an integer greater than one (1). In one presently preferred embodiment, the value of m is six (6). In another preferred embodiment, the value of m is seven (7).

FIG. 2 shows the relevant details of the transmitter 14 of the present invention. An outer symbol error-correcting encoder such as a Reed-Solomon encoder 22 receives a stream of digital data bits to be transmitted and encodes the bits according to principles known in the art. Likewise, an outer interleaver 24, preferably a Reed-Solomon symbol interleaver, interleaves the data from the outer encoder 22 in accordance with principles known in the art. Reed-Solomon coding systems are discussed in G. C. Clark, Jr. and J. B. Cain, Error-Correction Coding for Digital Communications, Plenum Press, New York, 1981; S. Lin and D. J. Costello, Jr., Error Control Coding: Fundamentals and Applications, Prentice-Hall, Englewood Cliffs, N.J. 1983.

From the outer interleaver 24, the signal is sent to a convolutional encoder 26, which convolutionally encodes the data bits per well-known principles. The data bits are then sent to an inner interleaver 28, which interleaves the bits. Then, the interleaved bits are sent to a signal space grouper 30.

Per the present invention, the signal space grouper 30 groups in parallel a sequence of m bits from the inner interleaver 28. Thus, the signal space grouper establishes a respective symbol that is representative of each of m sequential bits received from the inner interleaver 28.

Accordingly, it can now be appreciated that the transmitter 14, unlike trellis-coded OFDM transmitters, processes the data bits through an inner interleaver prior to grouping the bits into multi-bit symbols. We have discovered that with this structure and the structure of the receiver 12 discussed below, the diversity and performance of the system 10 is improved in multipath conditions, vis-ΰ-vis conventional trellis-coded transmitters which first group data bits into symbols, and then process the symbols through an inner interleaver.

As shown in FIG. 2, the symbols from the signal space grouper 30 are sent to a signal space mapping element 32. In accordance with the present invention, the signal space mapping element 32 maps each symbol to m-ary signal space. Preferably, the mapping element uses quadrature amplitude modulation (QAM) to create a modulation in both amplitude and phase based on each symbol to thereby generate complex symbols.

These complex symbols are mapped to a complex plane, sometimes referred to as a QAM constellation. Accordingly, each complex symbol can be expressed in terms of its x-y location in the complex plane as x+jy, wherein j is the square root of negative one (j={square root over (−1)}).

For even values of m, the mapping to the complex plane is undertaken using m/2 Gray coded binary digits for the x-coordinates and to use the remaining m/2 binary digits (Gray coded) to represent the y-coordinate. In such mapping, adjacent bits in a quadrant of the complex plane advantageously differ from each other in value by only a single binary value. In other words, the so-called Hamming distance between adjacent bits in a quadrant is exactly one (1).

In contrast, for odd values of m, because the QAM constellation is no longer rectangular, the QAM symbols can no longer be independently Gray coded in two dimensions. Accordingly, for odd values of m, the QAM symbols are mapped using what might be thought of as a quasi-Gray code, shown in Table 1 below, to advantageously minimize the sum of the Hamming distances between (the m bits assigned to) every distinct pair of neighboring elements in a quadrant (that is, same-quadrant elements that are physically represented in the table as being next to each other, with no intervening elements).

TABLE 1

f

e

e

f

g

d

c

c

d

g

h

b

a

a

b

h

h

b

a

a

b

h

g

d

c

c

d

g

f

e

e

f

As those skilled in the art will readily recognize, the constellation shown in Table 1 can be thought of as including four quadrants, with the origin of the constellation being between the third row and fourth row and third column and fourth column. Per the present invention two of the m bits of represented by each QAM symbol code the quadrant of the symbol. Thus, two of the bits of the QAM symbols in the first quadrant are 00, two bits of each symbol in the second quadrant are 01, two bits of each symbol in the third quadrant are 11, and two bits of each symbol in the fourth quadrant are 10.

Accordingly, in Table 1, the three remaining bits of each symbol are denoted by one of the eight letters a-h. The first quadrant symbol assignments are discussed below, but it is to be understood that as shown in Table 1, the same bit assignment is reflected in the other three quadrants. Any letter may arbitrarily be assigned the value 000; for example, the letter a can represent the binary value 000. To keep the Hamming distance to its neighbors in its quadrant equal to unity, the present invention assigns b=001 and c=010. This in turn leads to d=011,e=110,and f=111.

Two possibilities for the remaining assignments exist, in minimizing the sum of the symbol-to-symbol Hamming distances in the quadrant. The first is to assign g=100 and h=101, in which case the Hamming distance between all neighbors in the quadrant is 1, except for the Hamming distance between d and g, which is three. Or, g=101 and h=100, in which case the Hamming distance between neighbors in the quadrant is 1, except for the Hamming distance between d and g, which is two, and the Hamming distance between b and h, which is two. Both cases, however, minimize the sum of the neighbor-to-neighbor Hamming distances in the quadrant.

Table 1 is a mapping for the case m=5. It is to be understood, however, that the principles set forth herein apply to greater odd values of m. For example, for m>5 and odd, each point in Table 1 above is replaced by a square array of 2(m−5) points, such that five of the bits of each symbol are used to identify particular square arrays and the remaining m−5 bits are used as a two-dimensional Gray code to enumerate the points in the square array.

After mapping, the stream of complex symbols is multiplexed into substreams by a serial to parallel converter 34. As the converter 34 multiplexes the symbols, it inserts pilot symbols into n substreams d0 . . . dn−1 as shown. As the skilled artisan will recognize, the pilot signals establish an amplitude and phase reference for a receiver, such as the receiver 12, to use to determine the scale and phase of received complex symbols.

After multiplexing, the substreams are transformed to the frequency domain by a fast Fourier transformer (FFT) 36. Then, a guard period generator 38 receives the output signal of the FFT 36 and establishes guard periods in the output signal. In the preferred embodiment, the guard periods are established by inserting into the signal a cyclic extension of the information-bearing symbol.

Now referring to FIG. 3, the relevant portions of the receiver 12 of the present invention can be seen. The received signal is sent to a guard period deleter 40, which deletes the guard periods inserted by the transmitter 14 by processing only the energy received during the useful signal period. From the deleter 40 the signal is sent to an inverse FFT 42 for transforming the signal back to the time domain.

As shown in FIG. 3, the inverse FFT 42 outputs substreams of received complex data symbols {overscore (d)}0 . . . {overscore (d)}n−1. Each symbol is combined in a respective multiplier 44 with a respective phase rotation correction vector e−jφ, wherein φ is the estimated phase rotation of the symbol based on the pilot signal inserted at the transmitter 14.

Next, the value of the bits represented by each complex symbol in the respective substreams is determined by respective soft decision quantizers 46. Thus, the quantizers 46 decode the complex symbols back to the data bits that they respectively represent. The method by which the bit values of each symbol are determined are set forth below in reference to FIG. 4. As indicated in FIG. 3, however, to facilitate rendering the soft decisions, the quantizers 46 receive respective estimates ρ of the amplitudes of the received symbols, based on the pilot signals.

From the quantizers 46, the substreams of data bits are sent to a parallel to serial converter 48, to combine the substreams into a single sequence of data bits. Then, the data bit sequence is sent to a de-interleaver 50 for reordering the bits into the order they were in before being interleaved by the inner interleaver 28 of the transmitter. Next, the de-interleaved bits are sent to a decoder 52 for decoding the bits in accordance with convolutional coding schemes well-known in the art. One possible embodiment of convolutional decoder 52 is the Viterbi decoder the design of which is well known in the art. The output of decoder 52 is provided to outer deinterleaver 51 which reorder convolutionally decoded symbols. The reordered symbols are then provided to Reed Solomon decoder 53 which decodes the reordered symbols as is well known in the art.

FIG. 4 shows the logic of a soft decision quantizer 46 of the present invention in determining the values of the bits represented by a received complex symbol. As can be appreciated in reference to FIG. 3, each quantizer 46 can be a microprocessor that preferably includes a data storage device 53, which includes instructions that are used by the quantizer 46 to undertake the steps of the present invention. Accordingly, those skilled in the art will recognize that the quantizer 46 can include a programmable central processing unit (CPU), or a programmable gate array chip, or an application specific integrated circuit (ASIC).

FIG. 4 illustrates the structures of various embodiments of the logic of the present invention as embodied in computer-readable logic structures on the storage device 53 (FIG. 3). Those skilled in the art will appreciate that FIG. 4 illustrates the structures of logic elements that function according to this invention. Manifestly, the invention is practiced in one essential embodiment by a machine component that renders the logic elements in a form that instructs a digital processing apparatus (that is, a computer or microprocessor) to perform a sequence of operational steps corresponding to those shown in FIG. 4.

These instructions may reside in, i.e., be embodied by, logic structures/circuits on a data storage device including a data storage medium, such as the storage device 53 shown in FIG. 3. The machine component can be a combination of logic elements that are embodied in the storage device 53, which advantageously can be electronic read-only memory (ROM) or electronic random access memory (RAM), or other appropriate data storage device. Alternatively, the instructions can be embodied in the form of computer program code elements on semiconductor devices, on magnetic tape, on optical disks, on a DASD array, on magnetic tape, on a conventional hard disk drive, on electronic read-only memory or on electronic random access memory, or other appropriate data storage device.

Commencing at block 54, the phase-adjusted signal {overscore (d)}ie−jφ (the value of i denoting the ith symbol) for each received complex symbol is received from the multiplier 44 as disclosed above by the quantizer 46 of the present invention. Then, at block 56, a first set of possible values ρiα that the received complex symbol can have is determined. The values for the α's are known a priori, because each of these corresponds to a position in the predetermined constellation geometry. This first set includes 2m−1 elements ρiα each element having a binary 0 in a kth bit, k=1 to m. In other words, at block 56 a first set of possible values is determined for each symbol, with each value in the first set having a binary value of 0 in a predetermined bit.

Likewise, at block 58, a second set of possible values ρiα that the received complex symbol can have is determined. This second set includes 2m−1 elements ρiα each element having a binary 1 in the kth bit, k=1 to m. In other words, at block 58 a second set of possible values is determined for each symbol, with each value in the second set having a binary value of 1 in a predetermined bit. Thus, in the 32 value constellation shown above in the table, sixteen possible values are output at block 56 and another sixteen are output at block 58.

Next, at block 60, the absolute values of the differences between the phase-adjusted signal {overscore (d)}ie−jφ(i) and each expected signal ρiα in the first set is determined, and the smallest absolute value selected as a first signal. Also at block 60, the absolute values of the differences between the phase-adjusted signal {overscore (d)}ie−jφ(i) and each expected signal ρiα in the second set is determined, and the smallest absolute value selected as a second signal. The output of block 60 can be expressed as:

While the particular BIT INTERLEAVER FOR ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING IN THE TRANSMISSION OF DIGITAL SIGNALS as herein shown and described in detail is fully capable of attaining the above-described objects of the invention, it is to be understood that it is the presently preferred embodiment of the present invention and is thus representative of the subject matter which is broadly contemplated by the present invention, that the scope of the present invention fully encompasses other embodiments which may become obvious to those skilled in the art, and that the scope of the present invention is accordingly to be limited by nothing other than the appended claims.