This document provides a flow for deriving a macro-model to allow the simulation of the conducted immunity levels of an Integrated circuit (IC). This model is intended to be used for predicting the immunity levels to conducted RF disturbances to integrated circuit pins.