We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!

AR# 52390

Description

The full address range cannot be accessed due to incorrect assignment to user_addr in the example_top module. This will affect the traffic generator module when trying to access the upper bounds of the address space.

Solution

To work around this issue, the following RTL changes can be made inside example_top.v.