Community

Latest Forum Posts

Latest Blog Posts

Not long ago it was widely assumed that 7nm IC design would require extreme ultra-violet (EUV) lithography. But early experiments suggest that 193nm lithography can also play a role, albeit with some workarounds, restrictions, and tradeoffs, according to IBM lithography expert Lars Liebmann.
Liebmann recently gave a talk at Cadence San Jose headquarters titled “ Opportunities for Physical Design Tool Innovation...

'Tis the end of an era, folks. It should not be a surprise, but IC 5.1.41 reached End of Support as of 12/31/2014.
1. Where do I find the support lifecycle dates (e.g., End of Support) for Cadence releases?
http://support.cadence.com/wps/mypoc/cos?uri=deeplinkmin:DocumentViewer;src=wp;q=ProductInformation/LifeCycle/EORsupported.html
2. Where do I find the product lifecycle letters?
http://support.cadence...

BARCELONA, Spain—Much of the promise of coming innovation in big applications spaces—industrial control, automotive and the Internet of Things—rides on video.
But video is demanding in its needs. For it to be effective, it needs support of robust processing. For it to be cost effective, it needs certain area constraints. For it to be attentive to system design needs, it needs to be power sensitive...

NUREMBERG, Germany—Timed with Embedded World 2015, Cadence announced its new Stratus High-Level Synthesis Platform, a combination of the “best of both” Forte’s Cynthesizer (acquired in 2014) and the Cadence C-to-Silicon Compiler HLS tool (Richard Goering elaborates on the announcement here ).
Frank Schirrmeister, Cadence group director for the System Development Suite, traveled to his native...

Digital IC implementation has been at the core of EDA for many years, but it is far from a solved problem. Today, advanced nodes such as 16nm and 14nm FinFET are demanding a new generation of powerful IC design tools. Existing technology is not sufficient to meet the challenges of advanced process nodes, the size and complexity of designs, and the insatiable demands for power, performance, and area.
In this interview...

Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.