A key advantage of the DesignWare AEON embedded NVM IP is that no high-voltage generation circuitry is required — all programming and re-programming is done using a standard CMOS technology with no additional masks or process adaption. This lets designs operate from a single core supply, eliminating the complication of generating a separate, high-voltage signal for NVM programming, or supporting a high-voltage I/O pad. In addition, DesignWare AEON NVM IP provides support for extended temperature ranges beyond industry standard (up to 125°C for commercial and industrial products and up to 150°C for automotive products), which enables designers to develop robust SOCs that can withstand harsh process, voltage and temperature variations.

The DesignWare AEON products let designers choose the best configurations to optimize power, performance and area for their applications' SOCs:

AEON/MTP RFID - Targeting RFID and wireless SoC designs, this ultra-low power solution offers up to 1,000 write cycles, with read operation down to 1.0 V

AEON/MTP EEPROM - Fully qualified to automotive grade standards (AEC-Q100), this product provides support for up to one million write cycles at high temperatures (up to 150°C)

"Verayo's patented silicon 'DNA' technology — Physical Unclonable Functions (PUF) technology — provides an unclonable physical layer of security for our RFID IC authentication solutions that target a broad range of mobile and near-field communication applications," said Eric Duprat, CEO at Verayo. "For these RFID ICs, it is important for Verayo to leverage silicon-proven third-party IP that enable us to meet our strict cost and feature requirements. Implementing Synopsys' DesignWare AEON NVM IP in our latest mixed-signal RFID IC provided our solution with value-add features such as customer programmability and improved the performance and area of the design, while reducing integration risk and helping us achieve our time-to-market window."

"Wireless and RFID companies are targeting the 180-nm process as the low-cost, high-performance node to deliver differentiated features and functionality in next-generation consumer electronics and automotive chip designs," said John Koeter, Vice President of Marketing for IP and Systems at Synopsys. "With reprogrammable NVM IP technology that has shipped in more than three billion chips and is now fully qualified for 180-nm process nodes, Synopsys offers SOC designers a proven solution optimized for power, area and performance that lowers their integration risk and speeds their time-to-market."

Availability

The DesignWare AEON embedded NVM IP for 180-nm process technology is available now for several leading foundries. DesignWare AEON embedded NVM IP is also available for leading 65-nm to 250-nm process technologies.