Verilog source code, testbench, and output files for the controller. This source code was developed using Icarus verilog in Linux. To compile and run the testbench simply run make. The included Makefile runs the Icarus compiler and processor with the proper arguments. You should see some output from the testbench results. There is also a vcd dumpfile generated for gtkwave.