From Host Card Emulation (HCE) and tokenization, to empowering organizations to become their own Token Service Provider (TSP), Rambus Bell ID software provides a comprehensive, mobile payment solution to banks and retailers worldwide that loads and manages payment credentials on Near Field Communication (NFC)-based smartphones and connected devices. Learn more about Security

Featuring comprehensive solutions for both physical and virtual smart cards, the Rambus Smart Ticketing suite of products, including technology from Ecebs, offer secure and easy-to-implement solutions for any transport scenario, including rail, bus, and ferry. Learn more about Security

Made for high speed, reliability and power efficiency, our DDR3 and DDR4 chipsets, recently acquired from Inphi, for RDIMM and LRDIMM server modules deliver top-of-the-line performance and capacity for the next wave of enterprise and data center servers. Learn more about Memory + Interfaces

With their reduced power consumption and industry-leading data rates, our line-up of memory interface IP solutions support a broad range of industry standards with improved margin and flexibility. Learn more about Memory + Interfaces

Inspired by the innovative thinking at the heart of Rambus Labs, the Emerging Solutions division at Rambus works to translate extraordinary theory into everyday practice. Learn more about Emerging Solutions

Contact Us

How the DDR3 Register Clock Driver works

The INSSTE32882XV-GS02 is a DDR3 registering clock driver for high-performance servers, workstations and high reliability networking and telecom systems. Designed to help meet the critical challenge of reducing energy consumption in next generation data centers, it provides high-speed timing accuracy at low power consumption. In addition, the register’s architecture is designed to deliver the industry’s lowest and most stable dynamic phase offset (tDYNOFF) and jitter specifications, helping to ensure that server platforms have adequate margins across all operating conditions, frequency and density.

The INSSTE32882XV-GS02 register supports Double Data Rate (DDR3) operation at speeds of up to
2133 MT/s and at 1.5V, 1.35V and 1.25V operation, targeting server architectures. The INSSTE32882XV-GS02 register also incorporates JEDEC-standard register features such as 1.25V operation and external Voltage Reference (VREF) margining options.

The INSSTE32882XV-GS02’s innovative combination of circuit design and process technology enables operation with minimal idle power dissipation and core current consumption. In high-end systems with
12 to 18 memory modules per server, this translates to a substantial savings in power and cost. The INSSTE32882XV-GS02 supports JEDEC-standard external reference voltage margining mode, allowing system implementers to easily sweep a memory module’s voltage operating headroom for robust system margins.