When CLK changes from 0-1 the output of inverter I2 changes from 0-1 after some delay turning ON the NMOS of TG1 and turning off the PMOS of TG2. The NMOS of TG2 is still on for another inverter delay. My confusion is what happens at that time.