(Cat? OR feline) AND NOT dog?
Cat? W/5 behavior
(Cat? OR feline) AND traits
Cat AND charact*

This guide provides a more detailed description of the syntax that is supported along with examples.

This search box also supports the look-up of an IP.com Digital Signature (also referred to as Fingerprint); enter the 72-, 48-, or 32-character code to retrieve details of the associated file or submission.

Concept Search - What can I type?

For a concept search, you can enter phrases, sentences, or full paragraphs in English. For example, copy and paste the abstract of a patent application or paragraphs from an article.

Concept search eliminates the need for complex Boolean syntax to inform retrieval. Our Semantic Gist engine uses advanced cognitive semantic analysis to extract the meaning of data. This reduces the chances of missing valuable information, that may result from traditional keyword searching.

Publishing Venue

Related People

Abstract

This disclosure describes a way to reduce the timing constraints on stores to a data cache. The late store data cache pipeline technique allows a store operation to occur over multiple cycles with minimal system performance impact.

Country

United States

Language

English (United States)

This text was extracted from an ASCII text file.

This is the abbreviated version, containing approximately
100% of the total text.

Late Stores for a Data Cache

This
disclosure describes a way to reduce the timing
constraints on stores to a data cache.
The late store data cache
pipeline technique allows a store operation to occur over multiple
cycles with minimal system performance impact.

In some cache
designs the store sequence is required to
complete by the end of the fixed point write back (or cache access
cycle). This would require that the data
and late selects be sent
over to the data cache during the first part of the cache access
cycle. The data would be written into
the array during the last part
of the data cache array. This would require that the data drivers
from the fixed point be quick enough to send the data between the
chips in less than half of a cycle. This
could create a greater chip
current switching problem with the chip buses because the drivers
would have to be very fast.

With a late
store technique, there is more time to complete the
store operation. The data from the
fixed/floating point chips are
sent over during the write back (or cache access cycle) of the fixed
point chip. The store is then written
into the array the next time
the array is not servicing a load. This
allows for a complete cycle
for the data to be transferred from the fixed/floating point chips to
the data cache.

The figure
illustrates the differences in timings between the
two approaches.