Issue #662

Clock gated signals not synchronised if used as a logical input

When a clock gated signal is used as a logical input it loses it's synchronization with the input clock. This is rarely a problem as the clock is only sensed with edge sensitive always statements, but if it is ever an input to logic it becomes unsynchronized again.