I've built a SPICE model so I can play with clock, bias, and filter circuits for BBD projects. It seems to perform pretty close to a real one, though I have drawn only 8 stages to keep simulation times practical. The biasing and distortion behavior seem pretty close to Panasonic datasheets for 32xx series. Being 8 stages, the delay time is very small, but does visibly change with clock rate as expected. The capacitive load simulates a 3205 (4096 stages), but can be easily adjusted.

You do not have the required permissions to view the files attached to this post.