It's all in the timing

In the past, few board design groups performed timing analysis. The consensus was that timing analysis at the board level offered little value and involved too much pain. Yet the technology is integral to the asic design flow. It is widely used as part of the asic sign off process and has, to a large extent, replaced gate level timing simulation.