초록

In this paper, the design and implementation of a generic fast asynchronous Hybrid Kogge-Stone Structure Carry Select based Adder (HKSS-CSA) is described in detail and its application in the design of asynchronous Double Precision Floating-Point Adder (DPFPA) is presented and the improved latency performance it provides is discussed. A detailed analysis in terms of maximum combinational delay, number of logic levels and logic resources used by both these adders is provided. The proposed HKSS-CSA adders performance is compared with a generic reference Carry Look-Ahead Adder (CLA) in terms of the above parameters. For the same set of inputs, the HKSS-CSA resulted in approximately 40% (32-bit) - 65% (128-bit) reduction in the number of logic levels, thereby improving the overall latency by a factor of 2 (32-bit) - 6 (128-bit) times compared to a CLA. A 64-bit instance of this HKSS-CSA was made use of in the design of an asynchronous DPFPA and its performance compared with a reference DPFPA which makes use of a CLA in the intermediate stage. The reference DPFPA had a maximum combinational delay of 36.25ns while the newly suggested DPFPA had a delay of 18.60ns for the same set of inputs, giving about 50% improvement in overall latency performance, which can be mainly attributed to the latency improvement provided by the HKSS-CSA.