Tag Archives: EDA

PCB Tech Talk, a podcast produced by Mentor, has shared its 2019 1st half regional download results. PCB Tech Talk is a PCB design podcast for designers, engineers and electronics enthusiast. The results show that PCB Tech Talk reaches a worldwide audience with downloads from more than 68 countries. As expected, the United States topped the list for most podcast downloads with 56%.

The complete list of countries where the podcast has been downloaded shows a true global audience. The top 14 include the United States, Canada, Germany, the United Kingdom, Australia, China, India, South Korea, Denmark, France, Russia, Sweden, Italy and Japan. According to Mentor, the remaining downloads are spread among over 50 other countries.

On its most recent episode, the podcast did a recap analysis of Mentor’s live webinar “Advanced PCB Layout Techniques” held on June 12th introduced you to time saving techniques and technology along with enforcing there need. For those that did not attend or would like to watch again it’s now available On-Demand here.

During the webinar several question where asked:

Can you share layout reuse files with other designers?

Do you have to configure the setup-up for things like routing and teardrops and fanout every design?

Zuken has partnered with SiliconExpert, a specialist in electronic component databases and parts information, to deliver critical component information to engineers within their design environment. The new integration enables engineers to make better component selection decisions, resulting in higher quality products and lower costs in less time. Zuken and SiliconExpert have connected the component library to the supply chain through an advanced integration, feeding real-time, accurate component information drawn from 34 million components, straight to the desktop.

Cadence Design Systems has announced that NSITEXE deployed the Cadence digital design full flow to accelerate the delivery of its high-efficiency, high-quality data flow processor (DFP) IP for automotive and industrial applications. Using the integrated Cadence digital full flow, starting with the Genus Synthesis Solution, NSITEXE successfully reduced turnaround time by 75% while also improving power by 8.5%, performance by 35% and reducing area by 3.5% when compared with its previous competitive solution.The Cadence flow deployed at NSITEXE included the Genus Synthesis Solution, Joules RTL Power Solution, Conformal Equivalence Checker, Modus DFT Software Solution and Innovus Implementation System. The tightly integrated flow provided NSITEXE with a common Cadence database and user interface (UI), eliminating the need for data transfer between tools and communication exchanges between multiple engineers.

The Genus Synthesis Solution played a critical role in the flow, enabling NSITEXE to accelerate iterations from register-transfer level (RTL) to layout. Additionally, the shared engines between the Genus Synthesis Solution and the Innovus Implementation System helped NSITEXE avoid unnecessary iterations and identify design bottlenecks.

“To accelerate the delivery of our high-efficiency, high-quality DFP IP, we needed a solution that enabled us to achieve our aggressive turnaround time goals,” said Hideki Sugimoto, CTO of NSITEXE. “After an extensive evaluation, we decided to implement the Cadence full flow because it offered a tightly integrated design environment that created efficiencies for our team and produced optimal PPA results. We plan to use the Cadence flow to advance our next-generation IP for the rapidly evolving automotive and industrial markets.”

The Cadence digital design full flow is part of the company’s broader digital and signoff suite, which provides customers with an integrated full flow, delivering better predictability and a faster path to design closure. It supports Cadence’s Intelligent System Design strategy, accelerating SoC design excellence.

Altium’s latest release of its Altium Designer 19.1 provides a number of enhancements and further improvements to the product’s performance and stability, reducing the occurrence of errors and increasing productive design time and efficiency. Along with the new version, the company also released the Altium 365 Viewer, a free online tool that allows anyone to view Altium Designer projects on the web.Many of Altium Designer’s new features Incorporate user feedback from the Altium BugCrunch forum. Altium Designer 19.1 builds on the stability enhancements in previous versions and reflects the company’s increasing investment of resources into addressing customer-submitted bugs and ideas, according to Altium. Altium continues to encourage users to submit feedback via the Altium BugCrunch forum.

Altium 365 Viewer is a new tool that makes viewing Altium Designer design files easier. Previously, viewing Altium Designer Projects required an Altium Designer License or a traditional read-only viewer license. Altium 365 Viewer offers a simpler way to visualize and share schematics, view printed circuit board designs in 2D and 3D, and monitor bill of materials within a browser through a simple drag-and-drop process, without requiring any software whatsoever. Once a design is loaded, the Altium 365 Viewer will automatically link the associated bill of materials to live supply chain information powered by Octopart.

Altium says it measures stability in two primary ways:

Total number of software related interruptions (errors and access violations).

Total length of productive user time and efficiency.

Significant effort has been made over the past few releases to vastly improve Altium Designer’s stability, reducing the occurrence of errors and increasing productive design time, in addition to overall user efficiency. For instance, by analytics measurement the Altium Designer 18 release statistically has 2.5X fewer interruptions than the Altium Designer 17.1 release. This trend continues to improve between Altium Designer 18 and 19.1 which delivers a further 2X improvement.

After decades of evolving their PCB design tool suites, the leading tool vendors have the basics of PCB design nailed down. In recent years, these companies have continued to enhance their tools suites while also addressing a myriad of issues related to not just the PCB design itself, but the whole process surrounding it.

Over the last 12 months, PCB tool vendors have packed a smorgasbord of new features and capabilities into their PCB design software packages. The offerings include improved 3D design, design-phase signal integrity checks, advances in multi-board design functions, new design-for-manufacturing (DFM) features and more. Tool vendors are also tightening the links between IC, packaging and PCB design domains.

Improving DRCs

Exemplifying all those trends, In March, Mentor released the latest version of its Xpedition Enterprise design tool suite. According to Mentor, the VX.2.5 release offers new and improved features and functionality with an emphasis on ease of use and team productivity. The release includes advancements in design complexity management, improved reliability, quality, team collaboration and IP management. This includes new design rule checks (DRCs) for system design and NX 3D model support in EDM.

In Xpedition VX.2.5 new system design rule checks were created to review system integrity. Rule checks include cross-probing from integrity results to the specific item of interest can be enabled, verification that reference designators are unique in a single board and ensuring that the board connectors have been placed inside a board outline (Figure 1). Cable declarations are locked and names forwarded to the cable designer insuring that the required information is ready for “correct by construction” cable design.

Figure 1In Xpedition, VX.2.5 new system design rule checks were created to review system integrity. Rule checks include cross-probing from integrity results to the specific item of interest.

Using the generic schematic symbol pin order for connectors doesn’t always achieve the desired results, says Mentor. In VX.2.5, users can now use the library symbol pin order column to easily edit pin numbers and the order. Pin orders can now be easily copied from an Excel spreadsheet and the connectors can be place by the pin numbers alpha-numeric value.

EDM in VX.2.5, along with Siemens NX, breaks down barriers with 3D model management. NX models can now be imported and exported in the EDM library cockpit ensuring tight integration, model integrity and accelerates collaboration. In VX.2.5, EDM Collaborate now enables users to view the net class and net topology information in the properties view. Whether you are viewing the schematic or layout, the information is available in properties and when selecting a net.

Routing Enhancements

Xpedition VX.2.5 also has a new capability called Semi Trunk routing that’s been added to Sketch Planning. This capability allows the user to create a Sketch plan that will only be routed on one end of the plan. By choosing the new command, Route Semi-Trunk, the Sketch plan will be optimized for the end opposite the Route to Dot, and then routed. This can help the user to pre-route interfaces that may still require placement or pin and gate swapping optimization. To complete optimization of an FPGA or ASIC and ensure the placement of the interface is complete, users can easily Reverse the Sketch plan to optimize the other end.

The new Xpedition version adds an advanced graphic orientation triad that enables users to quickly and easily control the 3D view. It also brings improvements to the online 3D DRC enabling users to identify critical interference issues quickly. From the hazard explorer users can select on interference issues and jump to their location to both view and resolve issues in the 3D environment.

Several additional electrical DRC checks are included in the new release. For signal integrity, a new reference rule covers traces vs. specific power nets. There is also a new Min/Max routed comp-to-comp length rule. Additionally, there is a novel Adjacent layer routing parallel coupling check as well as a new trace width check in BGA area vs. pin pad width. For power integrity, there is a new check for stitching via spacing. For ESD, there is a new check to ensure that components are aligned and finally, for Safety, there is a new rule that checks the distance between soldermask/silkscreen and any objects.

In version VX.2.5, the tool now integrates directly with HyperLynx advanced solvers for automatic board parasitic extraction. You can also select nets on the schematics, extract layout parasitic effects of selected nets, insert generated parasitic effects into simulation and evaluate the parasitic effects both with and without parasitics.

Marrying IC and PCB Design

One of the strengths of the PCB design tools from Cadence Design Systems is an ability to tie capabilities between the IC, packaging and PCB domains. One example is its Cadence’s OrbitIO interconnect designer (Figure 2). The tool revamps the cross-fabric planning and assessment process by unifying silicon, package and board data in a single canvas environment. This enables engineers to achieve the optimal balance of connectivity for performance, cost and manufacturability prior to implementation. That means fewer iterations and shorter development cycles.

Figure 2Cadence’s PCB design tools feature an ability to tie capabilities between the IC, packaging and PCB domains. Its OrbitIO interconnect designer and Sigrity Technologies are two examples.

According to Cadence, the combination of growing functional integration at both the die and package level, combined with the latest high-performance interfaces, requires greater planning and coordination across all fabrics to achieve product performance objectives. That leaves little room for inefficient and error-prone methodologies.

The OrbitIO system planner provides an environment capable of uniting design content from various sources for the purpose of planning, then communicating the data back to their respective implementation tools for completion. It enables rapid exploration and evaluation of connectivity scenarios providing immediate feedback on the impact to adjacent devices and fabrics. Planning results and route plans are directly exchanged with package design resources whether it’s an internal group or outsourced assembly and test (OSAT) provider. As part of an overall Cadence co-design solution, OrbitIO interconnect designer can seamlessly exchange silicon, package and PCB data with their corresponding implementation tools.

Another way that Cadence provides solutions between different design domains is with its Sigrity family of signal integrity tools. The 2018 release of Sigrity features an upgraded interconnect modeling technology crafted to address latest trends on PCB and IC package design. With signal speeds climbing to 32 Gbps and faster, the need to strategically model PCBs and connectors as one structure is now required, says Cadence.

The new Cadence Sigrity 3D Workbench, included with the Sigrity PowerSI 3D EM Extraction Option (3DEM), enables system designers to import mechanical structures, such as cables and connectors, and merge them with the PCB so that critical 3D structures that cross from the board to the connector can be modeled and optimized as one structure. Updates to the PCB can be automatically back-annotated to the PCB layout tool.

DFM Partnerships

One the newest additions to the Cadence portfolio is its DesignTrue DFM technology. In September the company launched a broad ecosystem with nine initial PCB manufacturing partners to enable customers to easily get the partners’ technology files they need to ensure PCB design manufacturability early in the design process. The goal is to reduce rework, shorten design cycles and accelerate new product introduction.

According to Cadence, design engineer customers have received savings from half to two-thirds fewer technical queries (TQs) from manufacturers when they’ve used the Cadence DesignTrue DFM technology due to using tailor-made spacing, annular ring, copper features and mask rules to assure they are designing the board correctly the first time.

Cadence DesignTrue DFM functionality flags manufacturing rule violations in real time during the PCB layout process with both the Allegro and OrCAD design tools. In contrast, other PCB design tools demand designers wait until the design is complete to do DFM signoff on manufacturing outputs, which often requires significant rework and schedule delays, says Cadence. Nine PCB manufacturers have already become Cadence DesignTrue partners, allowing them to distribute their manufacturing rules to Cadence customers. These include Bay Area Circuits, CircuitHub, Mass Design, Multek, OSH Park, Rocket EMS, Sierra Circuits, Tempo Automation and Würth Elektronik.

Customers can view participating manufacturers and request DesignTrue DFM technology files directly, eliminating the lengthy and error-prone manual entry of hundreds of rules. DFM rules are checked in real time as part of the PCB layout process, reducing the amount of DFM errors found in the manufacturing output. These checks prevent crucial manufacturing errors and limit iterations required to fix such errors.

3D, Multi-Board and More

For its part, Altium typically announces a new version of its Altium Design PCB software once a year. In December, the launch of Altium Designer version 19 introduced a number of new features aimed at enabling a convenient and connected design including multi-board capability, 3D modelling, enhanced HDI, routing automation and more (Figure 3).

Figure 3Altium Designer version 19 introduces several new features including multi-board capability, 3D modelling, enhanced HDI, routing automation and more.

The version features an advanced Layer Stack Manager. It lets users easily define stackups and exploit comprehensive editing type functionality from the convenience of their layer stack management tool. Routing improvements in version 19 enable designers to complete and perfect routing in a fraction of the time with new capabilities in ActiveRoute like the Move Component feature, Glossing Pushed Routes and Follow Mode.

A new Properties panel in Altium Designer lets designers edit their Thermal Relief settings for one or multiple vias in a single edit action. And support is provided to allow designers to expertly model microvias and HDI stackups on their boards to accommodate high input/output densities of advanced component packages.

Also provided in Altium Designer 19 is a refined documentation process that lets users utilize new, realistic board region views and create highly customizable fabrication and assembly drawings in Draftsman. A real-time BOM (bill of materials) management capability enables you to generate and build comprehensive BOM reports quickly and accurately with access to the latest supplier information and parts availability in ActiveBOM. And new parts search and components panels provide immediate access to component libraries and parts availability from major providers, with the ability to place components directly from the panel.

The new release improves multi-board modeling and collaboration. It simplifies object mating with a single-point selection for each object with MCAD-like editing functionality, powered by a new 3D engine. Version 19 also lets users actualize layer-less design concepts with the ability to print electronic circuits directly onto a substrate that becomes a part of the product.

Front-Loading Design Intent

In the 2018 release of Zuken’s system-level PCB design environment, CR-8000 features were added to support the unique requirements of high-density, high-speed, multi-board designs. With support for system-level engineering and 2D/3D multi-board implementation capabilities, the CR-8000 family of applications spans the complete PCB engineering lifecycle: from system level planning through implementation and design for manufacturability. The CR-8000 environment also includes 3D IC packaging and chip/package/board co-design.

Among the enhancements to the latest version of CR-8000 is the front-loading of design intent (Figure 4). This means enabling efficient front-loading of design constraints and specifications to the design creation process, coupled with sophisticated placement and routing capabilities for physical layout. This increases efficiency and ensures quality through streamlined collaboration across the PCB design chain.

Front-loading of design intent from Design Gateway to Design Force has been achieved by adding an enhanced, unified constraint browser for both applications. This enables hardware engineers to assign topology templates, modify differential signals and assign clearance classes to individual signals. Using a rule stack editor during the circuit design phase, hardware engineers can now load design rules that include differential pair routing and routing width stacks directly from the design rule library into their schematic. Here, they can modify and assign selected rules for improved cross talk and differential pair control. Finally, an enhanced component browser enables component variants to be managed in the schematic, and assigned in a user-friendly table.

In Zuken’s CR-8000 2018, manual routing is supported by a new auto complete and route function that layout designers can use to complete manually routed traces in an automated way. Designers also have the option to look for paths on different layers while automatically inserting vias.

A new bus routing function allows layout designers to sketch paths for multiple nets to be routed over dense areas. An added benefit is the routing of individual signals to the correct signal length as per the hardware engineer’s front-loaded constraints, to meet timing skew and budgets. If modifications to fully placed and routed boards are required, an automatic re-route function allows connected component pins to remain connected with a simple reroute operation during the move process. In all operations, clearance and signal length specifications are automatically controlled and adjusted by powerful algorithms.

Design for Manufacturing

To address manufacturing requirements for high-speed design, CR-8000 2018 enables the automatic stitching of vias in poured conductive areas to be specified in comprehensive detail—for example inside area online, perimeter outline or both inside and perimeter. DFM has been enhanced to include checks for non-conductor items, such as silkscreen and assembly drawing placed reference designators. A design rule check makes sure component reference designators are listed in the same order as the parts for visual inspection accuracy.

Because many product engineers do not work with EDA tools, intelligent PDF documentation is required, especially in 3D. Design Force now supports creation of PRC files commonly used for 3D printing. The PRC files can be opened in PDF authoring applications such as Adobe Acrobat, where they are realized as a 3D PDF file complete with 3D models and bookmarks to browse the design.

There’s no doubt that PCB design tools have advanced way beyond the days when placement and routing were the only duties on their plates. As PCB designs—and the ICs populating them—grow ever more complex, PCB design tool vendors must race to keep up with advanced integrated tool solutions.

Note: We’ve made the October 2017 issue of Circuit Cellar available as a free sample issue. In it, you’ll find a rich variety of the kinds of articles and information that exemplify a typical issue of the current magazine.