We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!

AR# 69510

JESD204 PHY (v2.0) - CPLL_PD values incorrect if CPLL is not used and AXI-Lite is not enabled

Description

When using the JESD204 PHY (v2.0) or later, if the CPLL is not used (both TX and RX are set to use QPLL) and the AXI-Lite interface is not enabled, CPLL_PD is set to 1 for lane 1 only and set to 0 for all other lanes.

This will result in the CPLLs for all lanes except lane 1 remaining powered up.

This will not affect the functionality of the design but it will result in the design using slightly more current than necessary.

Solution

To work around this issue, simply enable the AXI-Lite management interface on the JESD204 PHY.

In this way, the CPLL_PD bits will be driven by the AXI register interface logic which has the correct default values.

This will be resolved in Vivado 2017.3 version of the JESD204 PHY (v4.0).