[CST] How to simulate a layout to know the potential EMI/EMC issue

I know that CST can simulate PCB layout to predict EMC/EMI issue which will the product fail radiated spurious emission test at certification. can anyone tell me how to do it? any document with simulation procedure is welcomed.