5 Table 2: 5.2 Pin description Pin description Symbol Pin Type Description LQFP48 HVQFN32 A I Address 0 select. Internal register address selection. A I Address 1 select. Internal register address selection. A I Address 2 select. Internal register address selection. CDA 40 - I Carrier Detect (active LOW). These inputs are associated with individual UART CDB 16 - channels A through B. A logic 0 on this pin indicates that a carrier has been detected by the modem for that channel. CSA 10 8 I Chip Select A, B (active LOW). This function is associated with individual CSB 11 9 channels, A through B. These pins enable data transfers between the user CPU and the for the channel(s) addressed. Individual UART sections (A, B) are addressed by providing a logic 0 on the respective CSA, CSB pin. CTSA I Clear to Send (active LOW). These inputs are associated with individual UART CTSB channels, A through B. A logic 0 on the CTS pin indicates the modem or data set is ready to accept transmit data from the. Status can be tested by reading MSR[4]. This pin has no effect on the UART s transmit or receive operation. DSRA 39 - I Data Set Ready (active LOW). These inputs are associated with individual UART DSRB 20 - channels, A through B. A logic 0 on this pin indicates the modem or data set is powered-on and is ready for data exchange with the UART. This pin has no effect on the UART s transmit or receive operation. DTRA 34 - O Data Terminal Ready (active LOW). These outputs are associated with individual DTRB 35 - UART channels, A through B. A logic 0 on this pin indicates that the is powered-on and ready. This pin can be controlled via the modem control register. Writing a logic 1 to MCR[0] will set the DTR output to logic 0, enabling the modem. This pin will be a logic 1 after writing a logic 0 to MCR[0], or after a reset. This pin has no effect on the UART s transmit or receive operation. D I/O Data bus (bi-directional). These pins are the 8-, 3-state data bus for D transferring information to or from the controlling CPU. D0 is the least significant and the first data in a transmit or receive serial data stream. D D D D D6 2 1 D7 3 2 GND I Signal and power ground. INTA O Interrupt A, B (3-state). This function is associated with individual channel INTB interrupts, INTA, INTB. INTA, INTB are enabled when MCR 3 is set to a logic 1, interrupts are enabled in the Interrupt Enable Register (IER), and is active when an interrupt condition exists. Interrupt conditions include: receiver errors, available receiver buffer data, transmit buffer empty, or when a modem status flag is detected. IOR I Read strobe (active LOW strobe). A logic 0 transition on this pin will load the contents of an internal register defined by address s A0 to A2 onto the data bus (D0 to D7) for access by external CPU. _4 Product data sheet Rev September of 43

6 Table 2: Pin description continued Symbol Pin Type Description LQFP48 HVQFN32 IOW I Write strobe (active LOW strobe). A logic 0 transition on this pin will transfer the contents of the data bus (D0 to D7) from the external CPU to an internal register that is defined by address s A0 to A2. OP2A O Output 2 (user-defined). This function is associated with individual channels, A OP2B 9 7 through B. The state at these pin(s) are defined by the user and through MCR register 3. INTA, INTB are set to the active mode and OP2 to logic 0 when MCR[3] is set to a logic 1. INTA, INTB are set to the 3-state mode and OP2 to a logic 1 when MCR[3] is set to a logic 0 (see Table 20 Modem Control Register s description, 3). Since these s control both the INTA, INTB operation and OP2 outputs, only one function should be used at one time, INT or OP2. RESET I Reset (active HIGH). A logic 1 on this pin will reset the internal registers and all the outputs. The UART transmitter output and the receiver input will be disabled during reset time. (See Section 7.11 external reset condition for initialization details.) RIA 41 - I Ring Indicator (active LOW). These inputs are associated with individual UART RIB 21 - channels, A through B. A logic 0 on this pin indicates the modem has received a ringing signal from the telephone line. A logic 1 transition on this input pin will generate an interrupt. RTSA O Request to Send (active LOW). These outputs are associated with individual RTSB UART channels, A through B. A logic 0 on the RTS pin indicates the transmitter has data ready and waiting to send. Writing a logic 1 in the modem control register MCR[1] will set this pin to a logic 0, indicating data is available. After a reset this pin will be set to a logic 1. This pin has no effect on the UART s transmit or receive operation. RXA 5 4 I Receive data A, B. These inputs are associated with individual serial channel data RXB 4 3 to the receive input circuits, A through B. The RX signal will be a logic 1 during reset, idle (no data), or when the transmitter is disabled. During the local loop-back mode, the RX input pin is disabled and TX data is connected to the UART RX input, internally. RXRDYA 31 - O Receive Ready A, B (active LOW). This function provides the RX FIFO/RHR RXRDYB 18 - status for individual receive channels (A to B). RXRDYn is primarily intended for monitoring DMA mode 1 transfers for the receive data FIFOs. A logic 0 indicates there is a receive data to read/upload, that is, receive ready status with one or more RX characters available in the FIFO/RHR. This pin is a logic 1 when the FIFO/RHR is empty or when the programmed trigger level has not been reached. This signal can also be used for single mode transfers (DMA mode 0). TXA 7 5 O Transmit data A, B. These outputs are associated with individual serial transmit TXB 8 6 channel data from the. The TX signal will be a logic 1 during reset, idle (no data), or when the transmitter is disabled. During the local loop-back mode, the TX output pin is disabled and TX data is internally connected to the UART RX input. TXRDYA 43 - O Transmit Ready A, B (active LOW). These outputs provide the TX FIFO/THR TXRDYB 6 - status for individual transmit channels (A to B). TXRDYn is primarily intended for monitoring DMA mode 1 transfers for the transmit data FIFOs. An individual channel s TXRDYA, TXRDYB buffer ready status is indicated by logic 0, that is, at lease one location is empty and available in the FIFO or THR. This pin goes to a logic 1 (DMA mode 1) when there are no more empty locations in the FIFO or THR. This signal can also be used for single mode transfers (DMA mode 0). _4 Product data sheet Rev September of 43

7 Table 2: Pin description continued Symbol Pin Type Description LQFP48 HVQFN32 V CC I Power supply input. XTAL I Crystal or external clock input. Functions as a crystal input or as an external clock input. A crystal can be connected between this pin and XTAL2 to form an internal oscillator circuit. This configuration requires an external 1 MΩ resistor between the XTAL1 and XTAL2 pins. Alternatively, an external clock can be connected to this pin to provide custom data rates (see Section 6.8 Programmable baud rate generator ). See Figure 4. XTAL O Output of the crystal oscillator or buffered clock. (See also XTAL1.) Crystal oscillator output or buffered clock output. Should be left open if an external clock is connected to XTAL1. For extended frequency operation, this pin should be tied to V CC via a 2 kω resistor. 6. Functional description The provides serial asynchronous receive data synchronization, parallel-to-serial and serial-to-parallel data conversions for both the transmitter and receiver sections. These functions are necessary for converting the serial data stream into parallel data that is required with digital data systems. Synchronization for the serial data stream is accomplished by adding start and stop s to the transmit data to form a data character (character orientated protocol). Data integrity is insured by attaching a parity to the data character. The parity is checked by the receiver for any transmission errors. The electronic circuitry to provide all these functions is fairly complex, especially when manufactured on a single integrated silicon chip. The represents such an integration with greatly enhanced features. The is fabricated with an advanced CMOS process. The is an upward solution that provides a dual UART capability with 32 bytes of transmit and receive FIFO memory, instead of 16 bytes for the 16C2550 and none in the 16C2450. The is designed to work with high speed modems and shared network environments that require fast data processing time. Increased performance is realized in the by the transmit and receive FIFOs. This allows the external processor to handle more networking tasks within a given time. In addition, the four selectable receive and transmit FIFO trigger interrupt levels are uniquely provided for maximum data throughput performance especially when operating in a multi-channel environment. The FIFO memory greatly reduces the bandwidth requirement of the external controlling CPU, increases performance, and reduces power consumption. The is capable of operation up to 5 M/s with a 80 MHz clock. With a crystal or external clock input of MHz, the user can select data rates up to k/s. The rich feature set of the is available through internal registers. Selectable receive and transmit FIFO trigger levels, selectable TX and RX baud rates, and modem interface controls are all standard features. Following a power-on reset or an external reset, the is software compatible with the previous generation, SC16C2550 and ST16C2450. _4 Product data sheet Rev September of 43

9 6.3 FIFO operation The 32-byte transmit and receive data FIFOs are enabled by the FIFO Control Register 0 (FCR[0]). With 16C2550 devices, the user can set the receive trigger level, but not the transmit trigger level. The provides independent trigger levels for both receiver and transmitter. To remain compatible with SC16C2550, the transmit interrupt trigger level is set to 16 following a reset. It should be noted that the user can set the transmit trigger levels by writing to the FCR, but activation will not take place until EFR[4] is set to a logic 1. The receiver FIFO section includes a time-out function to ensure data is delivered to the external CPU. An interrupt is generated whenever the Receive Holding Register (RHR) has not been read following the loading of a character or the receive trigger level has not been reached. Table 5: Flow control mechanism Selected trigger level INT pin activation Negate RTS or Assert RTS or (characters) RX TX send Xoff send Xon Hardware flow control When automatic hardware flow control is enabled, the monitors the CTS pin for a remote buffer overflow indication and controls the RTS pin for local buffer overflows. Automatic hardware flow control is selected by setting EFR[6] (RTS) and EFR[7] (CTS) to a logic 1. If CTS transitions from a logic 0 to a logic 1 indicating a flow control request, ISR[5] will be set to a logic 1 (if enabled via IER[7:6]), and the will suspend TX transmissions as soon as the stop of the character in process is shifted out. Transmission is resumed after the CTS input returns to a logic 0, indicating more data may be sent. With the Auto-RTS function enabled, an interrupt is generated when the receive FIFO reaches the programmed trigger level. The RTS pin will not be forced to a logic 1 (RTS off), until the receive FIFO reaches the next trigger level. However, the RTS pin will return to a logic 0 after the data buffer (FIFO) is unloaded to the next trigger level below the programmed trigger level. However, under the above described conditions, the will continue to accept data until the receive FIFO is full. 6.5 Software flow control When software flow control is enabled, the compares one or two sequential receive data characters with the programmed Xon or Xoff character value(s). If received character(s) match the programmed Xoff values, the will halt transmission (TX) as soon as the current character(s) has completed transmission. When a match occurs, the receive ready (if enabled via Xoff IER[5]) flags will be set and the interrupt output pin (if receive interrupt is enabled) will be activated. Following a suspension due to a match of the Xoff characters values, the will monitor the receive data stream for a match to the Xon1/Xon2 character value(s). If a match is found, the will resume operation and clear the flags (ISR[4]). _4 Product data sheet Rev September of 43

10 _4 Reset initially sets the contents of the Xon/Xoff 8- flow control registers to a logic 0. Following reset, the user can write any Xon/Xoff value desired for software flow control. Different conditions can be set to detect Xon/Xoff characters and suspend/resume transmissions. When double 8- Xon/Xoff characters are selected, the compares two consecutive receive characters with two software flow control 8- values (Xon1, Xon2, Xoff1, Xoff2) and controls TX transmissions accordingly. Under the above described flow control mechanisms, flow control characters are not placed (stacked) in the user accessible RX data buffer or FIFO. When using a software flow control the Xon/Xoff characters cannot be used for data transfer. In the event that the receive buffer is overfilling and flow control needs to be executed, the automatically sends an Xoff message (when enabled) via the serial TX output to the remote modem. The sends the Xoff1/Xoff2 characters as soon as received data passes the programmed trigger level. To clear this condition, the will transmit the programmed Xon1/Xon2 characters as soon as receive data drops below the programmed trigger level. 6.6 Special feature software flow control A special feature is provided to detect an 8- character when EFR[5] is set. When 8- character is detected, it will be placed on the user-accessible data stack along with normal incoming RX data. This condition is selected in conjunction with EFR[3:0]. Note that software flow control should be turned off when using this special mode by setting EFR[3:0] to a logic 0. The compares each incoming receive character with Xoff2 data. If a match exists, the received data will be transferred to the FIFO, and ISR[4] will be set to indicate detection of a special character. Although Table 9 internal registers shows each X-Register with eight s of character information, the actual number of s is dependent on the programmed word length. Line Control Register s LCR[1:0] define the number of character s, that is, either 5 s, 6 s, 7 s or 8 s. The word length selected by LCR[1:0] also determine the number of s that will be used for the special character comparison. Bit 0 in the X-registers corresponds with the LSB for the receive character. 6.7 Hardware/software and time-out interrupts The interrupts are enabled by IER[3:0]. Care must be taken when handling these interrupts. Following a reset, if Interrupt Enable Register (IER) 1 = 1, the will issue a Transmit Holding Register interrupt. This interrupt must be serviced prior to continuing operations. The ISR provides the current singular highest priority interrupt only. It could be noted that CTS and RTS interrupts have lowest interrupt priority. A condition can exist where a higher priority interrupt may mask the lower priority CTS/RTS interrupt(s). Only after servicing the higher pending interrupt will the lower priority CTS/RTS interrupt(s) be reflected in the status register. Servicing the interrupt without investigating further interrupt conditions can result in data errors. When two interrupt conditions have the same priority, it is important to service these interrupts correctly. Receive Data Ready and Receive Time Out have the same interrupt priority (when enabled by IER[0]). The receiver issues an interrupt after the number of characters have reached the programmed trigger level. In this case, the FIFO may hold more characters than the programmed trigger level. Following the removal of a data byte, the user should re-check LSR[0] for additional characters. A Receive Product data sheet Rev September of 43

11 Time Out will not occur if the receive FIFO is empty. The time-out counter is reset at the center of each stop received or each time the Receive Holding Register (RHR) is read. The actual time-out value is 4 character time, including data information length, start, parity, and the size of stop, that is, 1, 1.5, or 2 times. 6.8 Programmable baud rate generator The supports high speed modem technologies that have increased input data rates by employing data compression schemes. For example, a 33.6 k/s modem that employs data compression may require a k/s input data rate. A k/s ISDN modem that supports data compression may need an input data rate of k/s. The can support a standard data rate of k/s. A single baud rate generator is provided for the transmitter and receiver, allowing independent TX/RX channel control. The programmable Baud Rate Generator is capable of operating with a frequency of up to 80 MHz. To obtain maximum data rate, it is necessary to use full rail swing on the clock input. The can be configured for internal or external clock operation. For internal clock oscillator operation, an industry standard microprocessor crystal is connected externally between the XTAL1 and XTAL2 pins. Alternatively, an external clock can be connected to the XTAL1 pin to clock the internal baud rate generator for standard or custom rates (see Table 6). The generator divides the input 16 clock by any divisor from 1 to (2 16 1). The divides the basic external clock by 16. The basic 16 clock provides table rates to support standard and custom applications using the same system design. The rate table is configured via the DLL and DLM internal register functions. Customized baud rates can be achieved by selecting the proper divisor values for the MSB and LSB sections of baud rate generator. Programming the baud rate generator registers DLM (MSB) and DLL (LSB) provides a user capability for selecting the desired final baud rate. The example in Table 6 shows the selectable baud rate table available when using a MHz external clock input. XTAL1 XTAL2 XTAL1 XTAL2 X MHz X MHz 1.5 kω C1 22 pf C2 33 pf C1 22 pf C2 47 pf 002aaa870 Fig 4. Crystal oscillator connection _4 Product data sheet Rev September of 43

14 6.11 Sleep mode Sleep mode is an enhanced feature of the UART. It is enabled when EFR[4], the enhanced functions, is set and when IER[4] of both channels are set. Sleep mode is entered when: Modem input pins are not toggling. The serial data input line, RX, is idle (logic HIGH). The TX FIFO and TX shift register are empty. There are no interrupts pending. Remark: Sleep mode will not be entered if there is data in the RX FIFO. In Sleep mode, the UART clock and baud rate clock are stopped. Since most registers are clocked using these clocks, the power consumption is greatly reduced. Remark: Writing to the divisor latches, DLL and DLH, to set the baud clock, must not be done during Sleep mode. Therefore, it is advisable to disable Sleep mode using IER[4] before writing to DLL or DLH. resumes normal operation by any of the following: Receives a start on RXA/RXB pin. Data is loaded into transmit FIFO. A change of state on any of the modem input pins If the device is awakened by one of the conditions described above, it will return to the Sleep mode automatically after the last character is transmitted or read by the user. The device will stay in Sleep mode until it is disabled by setting any channel s IER 4 to a logic 0. _4 Product data sheet Rev September of 43

16 7.1 Transmit (THR) and Receive (RHR) Holding Registers The serial transmitter section consists of an 8- Transmit Hold Register (THR) and Transmit Shift Register (TSR). The status of the THR is provided in the Line Status Register (LSR). Writing to the THR transfers the contents of the data bus (D7 to D0) to the TSR and UART via the THR, providing that the THR is empty. The THR empty flag in the LSR will be set to a logic 1 when the transmitter is empty or when data is transferred to the TSR. Note that a write operation can be performed when the THR empty flag is set (logic 0 = at least one byte in FIFO/THR, logic 1 = FIFO/THR empty). The serial receive section also contains an 8- Receive Holding Register (RHR) and a Receive Serial Shift Register (RSR). Receive data is removed from the and receive FIFO by reading the RHR. The receive section provides a mechanism to prevent false starts. On the falling edge of a start or false start, an internal receiver counter starts counting clocks at the 16 clock rate. After clocks, the start time should be shifted to the center of the start. At this time the start is sampled, and if it is still a logic 0 it is validated. Evaluating the start in this manner prevents the receiver from assembling a false character. Receiver status codes will be posted in the LSR. 7.2 Interrupt Enable Register (IER) The Interrupt Enable Register (IER) masks the interrupts from receiver ready, transmitter empty, line status and modem status registers. These interrupts would normally be seen on the INTA, INTB output pins. Table 10: Interrupt Enable Register s description Bit Symbol Description 7 IER[7] CTS interrupt. logic 0 = disable the CTS interrupt (normal default condition) logic 1 = enable the CTS interrupt. The issues an interrupt when the CTS pin transitions from a logic 0 to a logic 1. 6 IER[6] RTS interrupt. logic 0 = disable the RTS interrupt (normal default condition) logic 1 = enable the RTS interrupt. The issues an interrupt when the RTS pin transitions from a logic 0 to a logic 1. 5 IER[5] Xoff interrupt. logic 0 = disable the software flow control, receive Xoff interrupt (normal default condition) logic 1 = enable the software flow control, receive Xoff interrupt. 4 IER[4] Sleep mode. logic 0 = disable Sleep mode (normal default condition) logic 1 = enable Sleep mode 3 IER[3] Modem Status Interrupt. This interrupt will be issued whenever there is a modem status change as reflected in MSR[3:0]. logic 0 = disable the modem status register interrupt (normal default condition) logic 1 = enable the modem status register interrupt 2 IER[2] Receive Line Status interrupt. This interrupt will be issued whenever a receive data error condition exists as reflected in LSR[4:1]. logic 0 = disable the receiver line status interrupt (normal default condition) logic 1 = enable the receiver line status interrupt _4 Product data sheet Rev September of 43

17 Table 10: Interrupt Enable Register s description continued Bit Symbol Description 1 IER[1] Transmit Holding Register interrupt. In the 16C450 mode, this interrupt will be issued whenever the THR is empty, and is associated with LSR[5]. In the FIFO modes, this interrupt will be issued whenever the FIFO is empty. logic 0 = disable the Transmit Holding Register Empty (TXRDY) interrupt (normal default condition) logic 1 = enable the TXRDY (ISR level 3) interrupt 0 IER[0] Receive Holding Register. In the 16C450 mode, this interrupt will be issued when the RHR has data, or is cleared when the RHR is empty. In the FIFO mode, this interrupt will be issued when the FIFO has reached the programmed trigger level or is cleared when the FIFO drops below the trigger level. logic 0 = disable the receiver ready (ISR level 2, RXRDY) interrupt (normal default condition) logic 1 = enable the RXRDY (ISR level 2) interrupt IER versus Transmit/Receive FIFO interrupt mode operation When the receive FIFO (FCR[0] = logic 1), and receive interrupts (IER[0] = logic 1) are enabled, the receive interrupts and register status will reflect the following: The receive RXRDY interrupt (Level 2 ISR interrupt) is issued to the external CPU when the receive FIFO has reached the programmed trigger level. It will be cleared when the receive FIFO drops below the programmed trigger level. Receive FIFO status will also be reflected in the user accessible ISR register when the receive FIFO trigger level is reached. Both the ISR register receive status and the interrupt will be cleared when the FIFO drops below the trigger level. The receive data ready (LSR[0]) is set as soon as a character is transferred from the shift register (RSR) to the receive FIFO. It is reset when the FIFO is empty. When the Transmit FIFO and interrupts are enabled, an interrupt is generated when the transmit FIFO is empty due to the unloading of the data by the TSR and UART for transmission via the transmission media. The interrupt is cleared either by reading the ISR, or by loading the THR with new data characters IER versus Receive/Transmit FIFO polled mode operation When FCR[0] = logic 1, resetting IER[3:0] enables the in the FIFO polled mode of operation. In this mode, interrupts are not generated and the user must poll the LSR register for TX and/or RX data status. Since the receiver and transmitter have separate s in the LSR either or both can be used in the polled mode by selecting respective transmit or receive control (s). LSR[0] will be a logic 1 as long as there is one byte in the receive FIFO. LSR[4:1] will provide the type of receive errors, or a receive break, if encountered. LSR[5] will indicate when the transmit FIFO is empty. LSR[6] will indicate when both the transmit FIFO and transmit shift register are empty. LSR[7] will show if any FIFO data errors occurred. _4 Product data sheet Rev September of 43

18 7.3 FIFO Control Register (FCR) This register is used to enable the FIFOs, clear the FIFOs, set the receive FIFO trigger levels, and select the DMA mode DMA mode Mode 0 (FCR 3 = 0) Set and enable the interrupt for each single transmit or receive operation, and is similar to the 16C450 mode. Transmit Ready (TXRDY) will go to a logic 0 whenever the FIFO (THR, if FIFO is not enabled) is empty. Receive Ready (RXRDY) will go to a logic 0 whenever the Receive Holding Register (RHR) is loaded with a character Mode 1 (FCR 3 = 1) Set and enable the interrupt in a block mode operation. The transmit interrupt is set when the transmit FIFO is below the programmed trigger level. The receive interrupt is set when the receive FIFO fills to the programmed trigger level. However, the FIFO continues to fill regardless of the programmed level until the FIFO is full. RXRDY remains a logic 0 as long as the FIFO fill level is above the programmed trigger level FIFO mode Table 11: FIFO Control Register s description Bit Symbol Description 7:6 FCR[7:6] RCVR trigger. These s are used to set the trigger level for the receive FIFO interrupt. An interrupt is generated when the number of characters in the FIFO equals the programmed trigger level. However, the FIFO will continue to be loaded until it is full. Refer to Table 12. 5:4 FCR[5:4] Logic 0 or cleared is the default condition; TX trigger level = 16. These s are used to set the trigger level for the transmit FIFO interrupt. The will issue a transmit empty interrupt when the number of characters in FIFO drops below the selected trigger level. Refer to Table FCR[3] DMA mode select. logic 0 = set DMA mode 0 (normal default condition) logic 1 = set DMA mode 1 Transmit operation in mode 0 : When the is in the 16C450 mode (FIFOs disabled; FCR[0] = logic 0) or in the FIFO mode (FIFOs enabled; FCR[0] = logic 1; FCR[3] = logic 0), and when there are no characters in the transmit FIFO or transmit holding register, the TXRDY pin will be a logic 0. Once active, the TXRDY pin will go to a logic 1 after the first character is loaded into the transmit holding register. Receive operation in mode 0 : When the is in 16C450 mode, or in the FIFO mode (FCR[0] = logic 1; FCR[3] = logic 0) and there is at least one character in the receive FIFO, the RXRDY pin will be a logic 0. Once active, the RXRDY pin will go to a logic 1 when there are no more characters in the receiver. _4 Product data sheet Rev September of 43

19 Table 11: 3 (cont.) FIFO Control Register s description continued Bit Symbol Description Transmit operation in mode 1 : When the is in FIFO mode (FCR[0] = logic 1; FCR[3] = logic 1), the TXRDY pin will be a logic 1 when the transmit FIFO is completely full. It will be a logic 0 when the trigger level has been reached. Receive operation in mode 1 : When the is in FIFO mode (FCR[0] = logic 1; FCR[3] = logic 1) and the trigger level has been reached, or a Receive Time-Out has occurred, the RXRDY pin will go to a logic 0. Once activated, it will go to a logic 1 after there are no more characters in the FIFO. 2 FCR[2] XMIT FIFO reset. logic 0 = no FIFO transmit reset (normal default condition) logic 1 = clears the contents of the transmit FIFO and resets the FIFO counter logic (the transmit shift register is not cleared or altered). This will return to a logic 0 after clearing the FIFO. 1 FCR[1] RCVR FIFO reset. logic 0 = no FIFO receive reset (normal default condition) logic 1 = clears the contents of the receive FIFO and resets the FIFO counter logic (the receive shift register is not cleared or altered). This will return to a logic 0 after clearing the FIFO. 0 FCR[0] FIFO enable. logic 0 = disable the transmit and receive FIFO (normal default condition) logic 1 = enable the transmit and receive FIFO. This must be a 1 when other FCR s are written to, or they will not be programmed. Table 12: RCVR trigger levels FCR[7] FCR[6] RX FIFO trigger level (bytes) Table 13: TX FIFO trigger levels FCR[5] FCR[4] TX FIFO trigger level (bytes) _4 Product data sheet Rev September of 43

20 7.4 Interrupt Status Register (ISR) The provides six levels of prioritized interrupts to minimize external software interaction. The Interrupt Status Register (ISR) provides the user with six interrupt status s. Performing a read cycle on the ISR will provide the user with the highest pending interrupt level to be serviced. No other interrupts are acknowledged until the pending interrupt is serviced. A lower level interrupt may be seen after servicing the higher level interrupt and re-reading the interrupt status s. Table 14 Interrupt source shows the data values (s 5:0) for the six prioritized interrupt levels and the interrupt sources associated with each of these interrupt levels. Table 14: Interrupt source Priority ISR[5] ISR[4] ISR[3] ISR[2] ISR[1] ISR[0] Source of the interrupt level LSR (Receiver Line Status Register) RXRDY (Received Data Ready) RXRDY (Receive Data time-out) TXRDY (Transmitter Holding Register Empty) MSR (Modem Status Register) RXRDY (Received Xoff signal)/ Special character CTS, RTS change of state Table 15: Interrupt Status Register s description Bit Symbol Description 7:6 ISR[7:6] FIFOs enabled. These s are set to a logic 0 when the FIFOs are not being used in the 16C450 mode. They are set to a logic 1 when the FIFOs are enabled in the mode. logic 0 or cleared = default condition 5:4 ISR[5:4] INT priority s 4:3. These s are enabled when EFR[4] is set to a logic 1. ISR[4] indicates that matching Xoff character(s) have been detected. ISR[5] indicates that CTS, RTS have been generated. Note that once set to a logic 1, the ISR[4] will stay a logic 1 until Xon character(s) are received. logic 0 or cleared = default condition 3:1 ISR[3:1] INT priority s 2:0. These s indicate the source for a pending interrupt at interrupt priority levels 1, 2, and 3 (see Table 14). logic 0 or cleared = default condition 0 ISR[0] INT status. logic 0 = an interrupt is pending and the ISR contents may be used as a pointer to the appropriate interrupt service routine logic 1 = no interrupt pending (normal default condition) _4 Product data sheet Rev September of 43

23 7.7 Line Status Register (LSR) This register provides the status of data transfers between the and the CPU. Table 21: Line Status Register s description Bit Symbol Description 7 LSR[7] FIFO data error. logic 0 = no error (normal default condition) logic 1 = at least one parity error, framing error or break indication is in the current FIFO data. This is cleared when there are no remaining error flags associated with the remaining data in the FIFO. 6 LSR[6] THR and TSR empty. This is the Transmit Empty indicator. This is set to a logic 1 whenever the transmit holding register and the transmit shift register are both empty. It is reset to logic 0 whenever either the THR or TSR contains a data character. In the FIFO mode, this is set to 1 whenever the transmit FIFO and transmit shift register are both empty. 5 LSR[5] THR empty. This is the Transmit Holding Register Empty indicator. This indicates that the UART is ready to accept a new character for transmission. In addition, this causes the UART to issue an interrupt to CPU when the THR interrupt enable is set. The THR is set to a logic 1 when a character is transferred from the transmit holding register into the transmitter shift register. The is reset to a logic 0 concurrently with the loading of the transmitter holding register by the CPU. In the FIFO mode, this is set when the transmit FIFO is empty; it is cleared when at least 1 byte is written to the transmit FIFO. 4 LSR[4] Break interrupt. logic 0 = no break condition (normal default condition) logic 1 = the receiver received a break signal (RX was a logic 0 for one character frame time). In the FIFO mode, only one break character is loaded into the FIFO. 3 LSR[3] Framing error. logic 0 = no framing error (normal default condition) logic 1 = framing error. The receive character did not have a valid stop (s). In the FIFO mode, this error is associated with the character at the top of the FIFO. 2 LSR[2] Parity error. logic 0 = no parity error (normal default condition logic 1 = parity error. The receive character does not have correct parity information and is suspect. In the FIFO mode, this error is associated with the character at the top of the FIFO. 1 LSR[1] Overrun error. logic 0 = no overrun error (normal default condition) logic 1 = overrun error. A data overrun error occurred in the Receive Shift Register. This happens when additional data arrives while the FIFO is full. In this case, the previous data in the shift register is overwritten. Note that under this condition, the data byte in the Receive Shift Register is not transferred into the FIFO, therefore the data in the FIFO is not corrupted by the error. 0 LSR[0] Receive data ready. logic 0 = no data in Receive Holding Register or FIFO (normal default condition) logic 1 = data has been received and is saved in the Receive Holding Register or FIFO _4 Product data sheet Rev September of 43

Single UART with I 2 C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support Rev. 7 9 June 2011 Product data sheet 1. General description The is a slave I 2 C-bus/SPI interface

16 RS- 16.1 Introduction RS- is one of the most widely used techniques used to interface external equipment to computers. It uses serial communications where one bit is sent along a line, at a time. This

CMPE328 Microprocessors (Spring 27-8) Serial Interfacing By Dr. Mehmet Bodur Objectives Upon completion of this chapter, you will be able to: List the advantages of serial communication over parallel communication

in Serial Communication Casper Yang, Senior Product Manager support@moxa.com Although RS-232/422/485 serial communication is no longer considered to be high speed, flow control is still an important function

Data Cables Data cables link one instrument to another. Signals can attenuate or disperse on long wires. A direct wire works best for short cables of less than 10 ft. A TTL cable connection can use a Schmitt

Data Sheet Magswipe.pdf 8 Pages Last Revised 05/03/05 Micro RWD EM4001 Mag swipe Decimal Output Version This version of the Micro RWD product behaves in the same manner as the standard Micro RWD EM4001

Application Note 83 Fundamentals of Serial Communications Due to it s relative simplicity and low hardware overhead (as compared to parallel interfacing), serial communications is used extensively within

Modbus Protocol PDF format version of the MODBUS Protocol The original was found at: http://www.http://www.modicon.com/techpubs/toc7.html (In case of any discrepancies, that version should be considered

SMBUS COMMUNICATION FOR SMALL FORM FACTOR DEVICE FAMILIES 1. Introduction C8051F3xx and C8051F41x devices are equipped with an SMBus serial I/O peripheral that is compliant with both the System Management

Chapter 4 T1 Interface Card GENERAL This chapter describes DTE interface options that may be required if application requirements change. It also describes software configuration for the T1 interface card.

LTM-1338B Plus Communications Manual 2000. Best Power, Necedah, Wisconsin All rights reserved. Best Power The System Setup option from the Main Menu on the front panel is passwordprotected. The default

Computer Organization & Architecture Lecture #19 Input/Output The computer system s I/O architecture is its interface to the outside world. This architecture is designed to provide a systematic means of

MICROPROCESSOR A microprocessor incorporates the functions of a computer s central processing unit (CPU) on a single Integrated (IC), or at most a few integrated circuit. It is a multipurpose, programmable

User Guide Modbus Communications for PanelView Terminals Introduction This document describes how to connect and configure communications for the Modbus versions of the PanelView terminals. This document

Develop a Dallas 1-Wire Master Using the Z8F1680 Series of MCUs AN033101-0412 Abstract This describes how to interface the Dallas 1-Wire bus with Zilog s Z8F1680 Series of MCUs as master devices. The Z8F0880,

TN213 Rabbit Serial Port Software Rabbit Semiconductor supplies both stream- and frame-based drivers for the four serial ports of the Rabbit 2000 microprocessor. This technical note will discuss both types

Remote Control Decoder DESCRIPTION PT2272 is a remote control decoder paired with PT2262 utilizing CMOS Technology. It has 12-bit of tri-state address pins providing a maximum of 531,441 (or 312) address

What is Easy-Radio? Easy-Radio modules combine low power radio transmitters, receivers or transceivers with on-board microcontrollers to produce intelligent RF modules that provide simple to use wireless

Future Technology Devices International Ltd Datasheet Chipi-X Cable Chipi-X is a USB to full-handshake RS232 cable with a male DB9 connector. This cable is available with or without an enclosure. 1 Introduction

Microcomputer Protocol Implementation at Local Interconnect Network Georgi Krastev Abstract: The paper discusses the issues of microcomputer protocol implementation at local interconnect network for automobile

PCMCIA 1 PORT RS422/485 1.2 EDITION OCTOBER 1999 Guarantee. FULL 36 MONTHS GUARANTEE. We guarantee your interface card for a full 36 months from purchase, parts and labour, provided it has been used in

PART B QUESTIONS AND ANSWERS UNIT I 1. Explain the architecture of 8085 microprocessor? Logic pin out of 8085 microprocessor Address bus: unidirectional bus, used as high order bus Data bus: bi-directional

Atmel AVR 8-bit Microcontroller AVR151: Setup and Use of the SPI APPLICATION NOTE Introduction This application note describes how to set up and use the on-chip Serial Peripheral Interface (SPI) of the

RS-232 Introduction Rs-232 is a method used for transferring programs to and from the CNC machine controller using a serial cable. BobCAD-CAM includes software for both sending and receiving and running

USER GUIDE EDBG Description The Atmel Embedded Debugger (EDBG) is an onboard debugger for integration into development kits with Atmel MCUs. In addition to programming and debugging support through Atmel

April 2014 7 Serial Communications Objectives - To be familiar with the USART (RS-232) protocol. - To be able to transfer data from PIC-PC, PC-PIC and PIC-PIC. - To test serial communications with virtual

Converters In most of the cases, the PIO 8255 is used for interfacing the analog to digital converters with microprocessor. We have already studied 8255 interfacing with 8086 as an I/O port, in previous

REAL-TIME CLOCK Real-Time Clock The device is not a clock! It does not tell time! It has nothing to do with actual or real-time! The Real-Time Clock is no more than an interval timer connected to the computer