(Cat? OR feline) AND NOT dog?
Cat? W/5 behavior
(Cat? OR feline) AND traits
Cat AND charact*

This guide provides a more detailed description of the syntax that is supported along with examples.

This search box also supports the look-up of an IP.com Digital Signature (also referred to as Fingerprint); enter the 72-, 48-, or 32-character code to retrieve details of the associated file or submission.

Concept Search - What can I type?

For a concept search, you can enter phrases, sentences, or full paragraphs in English. For example, copy and paste the abstract of a patent application or paragraphs from an article.

Concept search eliminates the need for complex Boolean syntax to inform retrieval. Our Semantic Gist engine uses advanced cognitive semantic analysis to extract the meaning of data. This reduces the chances of missing valuable information, that may result from traditional keyword searching.

Publishing Venue

Related People

Abstract

There is disclosed an industry standard 1Mx36 SIMM with word-wide access which can be populated with either two 1Mx2-2CAS DRAM modules or one 1Mx4-QuadCAS DRAM module.

Country

United States

Language

English (United States)

This text was extracted from an ASCII text file.

This is the abbreviated version, containing approximately
100% of the total text.

Industry Standard SIMM with Option to Populate with 2-CAS
or with
Quad-CAS for Parity

There is
disclosed an industry standard 1Mx36 SIMM with
word-wide access which can be populated with either two 1Mx2-2CAS
DRAM modules or one 1Mx4-QuadCAS DRAM module.

The Figure
shows the block diagram of a 1Mx36 industry standard
SIMM with word-wide access. U2 and U4
share enough common control
and data lines with U3 such that the parity SIMM can populated with
either two 1Mx2-2CAS DRAM modules (U2 and U4) or one 1Mx4-QuadCAS
DRAM
modules (U3), without change in the intended function of the design.

The control
lines CAS0* and CAS1*, and the data lines DQ8 and
DQ17 are shared between U3 and U4. The
control lines CAS1* and
CAS2*, and the data lines DQ26 and DQ35 are shared between U3 and U2.
As per industry standard, RAS0* and RAS2* are activated concurrently
during a word-wide (36-bit) access.
Therefore, RAS2* is used to
control row address strobing for U2 and U3, while RAS0* is used for
U4.

When the SIMM
uses 2CAS DRAM modules for parity, only the sites
for U1 U2 U4 and U5 are populated, while the site for U3 remains
unpopulated. When the SIMM uses QuadCAS
DRAM modules for parity,
only the sites for U1 U3 and U5 are populated, while the sites for U2
and U4 remain unpopulated.