We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!

AR# 30811

Description

When using a MPMC2 Core, the system infrequently hangs while accessing the MPMC2 over the PLB bus, just after a PLB abort is asserted on an secondary (PLB SAValid asserted) transaction. The failure seems to be related to high bus activity. It does not appear to be timing related. How do I resolve this issue?

Solution

This is caused by the MPMC2 PLB PIM not resetting its internal state logic when an abort is performed on a secondary PLB transaction.

A patch is available that will disable the use of secondary transactions to work around this issue.