In the TPG architecture depicted in Figure
6a, b, a 4 - bit ring counter is used for the gener-
ation of a set of enable signals e[4:1], (wave-
forms are also shown) that determines the
loading of the 4-bit �