3.3V Zero Delay Buffer

The PL123-08 is a PLL-based zero-delay Buffer family,
used to distribute up to eight outputs. Select inputs S2
and S1 control the state of the two output banks.
An external feedback pin enables removing delay from
external components. It also provides adjustable input-
to-output delay by varying its loading relative to the
output pin loading. By PhaseLink Corp.