We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!

Description

This issue arises when a packet is generated at the AXI Slave interface of the AXI Bridge for PCI Express v2.3 (Rev1) core, (for example an outgoing PCIe Memory Write/Read packet).

The core may incorrectly decode AXI BAR addresses which will result in hitting another AXI BAR or missing it entirely.

Solution

This is a known issue which is due to be fixed in a future release of the core.

To work around this issue, replace the following files with the files attached to this answer record.

axi_slave_read.vhd

axi_slave_write.vhd

Note: "Version Found" refers to the version where the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.