(Cat? OR feline) AND NOT dog?
Cat? W/5 behavior
(Cat? OR feline) AND traits
Cat AND charact*

This guide provides a more detailed description of the syntax that is supported along with examples.

This search box also supports the look-up of an IP.com Digital Signature (also referred to as Fingerprint); enter the 72-, 48-, or 32-character code to retrieve details of the associated file or submission.

Concept Search - What can I type?

For a concept search, you can enter phrases, sentences, or full paragraphs in English. For example, copy and paste the abstract of a patent application or paragraphs from an article.

Concept search eliminates the need for complex Boolean syntax to inform retrieval. Our Semantic Gist engine uses advanced cognitive semantic analysis to extract the meaning of data. This reduces the chances of missing valuable information, that may result from traditional keyword searching.

Parallel Debugger Architecture for Multi-core Embedded Systems

Publishing Venue

The IP.com Prior Art Database

Abstract

This paper describes a parallel debugger architecture for multi-core embedded systems which tries to solve performance limitation problems taking advantage of the existing hardware support to facilitate it. The design is basically a multithreaded system in which multiple debug instances make concurrent accesses to the debugged target. Each debug instance handles debug operations for a target processor core.

Country

Romania

Language

English (United States)

This text was extracted from a Microsoft Word document.

At least one non-text object (such as an image or picture) has been suppressed.

This is the abbreviated version, containing approximately
55% of the total text.

Parallel
Debugger Architecture for Multi-core Embedded Systems

Abstract

This paper describes a parallel debugger architecture for multi-core embedded
systems which tries to solve performance limitation problems taking advantage
of the existing hardware support to facilitate it. The design is basically a
multithreaded system in which multiple debug instances make concurrent accesses
to the debugged target. Each debug instance handles debug operations for a
target processor core.

Introduction

The performance limitation when
debugging multi-core embedded systems comes as a consequence of multiple
factors. But the most important bottleneck is the slow target access to
embedded target.

The new multi-core processors for
host computers make it easy and efficient to implement a parallel debugger
architecture which can be used to address multi-core debugging issues raised
when using a sequential debugger.

Operations for each debugged core
can be handled by a separate debugger thread which is automatically distributed
by the host OS to one of the host processor cores.

This makes it possible to perform
concurrent target accesses thus significantly reducing the target latency of
the system for multi-core debugging

operations like launching, stepping,
refreshing state variables.

System architecture

The Debugger Dispatcher is
a minimal logic central point which forwards requests from the user, using a
hash table, to the proper debug instance and sends back notifications
and results. Properties of the dispatcher:

·
Creates Debugger instances which handle
specific operations for each core/architecture and target access. One debug
instance can execute operations on different threads.

·
Debugger services include debug
information and expression parsers, disassemblers, processors database and
others which are provided to each debugger instance.