Table of Contents

Zynq UltraScale+ MPSoC RPU Lock Step Mode

The Cortex-R5 processor set to operate in the lock configuration uses only one set of CPU interfaces. Because Cortex-R5 processor only supports the static split/lock configuration, switching between these modes is only permitted while the processor group is held in power-on reset.

This page explains in detail how to run the RPU in Lock-step mode.

Creation of QSPI Standalone Boot Image for RPU Lock-Step Mode

1. Set the Petalinux environment using the following command$source <Petalinux installation path>/settings.sh

2. Create a bif file “QSPI_R5_0.bif” with the following contents:$cat QSPI_R5_0.bif