SCR Core — Microsemi Implementation Results

The SCR can be mapped to any ASIC technology or FPGA device (provided sufficient silicon resources are available). The following table provides sample Microsemi results for the APB version, optimized for area and using a 2 x 16
byte FIFO. Please contact CAST to get characterization data for your target configuration and technology.