8725B-21

Differential to HSTL Zero Delay Buffer Clock Generator

The 8725B-21 is a highly versatile 1:1 Differential-to-HSTL Clock Generator. The CLK, nCLK pair can accept most standard differential input levels. The 8725B-21 has a fully integrated PLL and can be configured as zero delay buffer, multiplier or divider, and has an output frequency range of 31.25MHz to 630MHz. The reference divider, feedback divider and output divider are each programmable, thereby allowing for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8. The external feedback allows the device to achieve “zero delay” between the input clock and the output clocks. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the internal output dividers.

IDT Samples

Images

Newsletter

Join thousands of engineers who never miss out on learning about the latest product technology from IDT. Enter your email below and click go!

Email address

Topics of Interest

Please select your topics of interest:

Clocks & Timing

Stay current on the broadest and deepest silicon timing portfolio in the industry. Learn about IDT’s advanced timing products and how they can solve timing challenges in wireless infrastructure, networking, data centers and consumer applications.

Leveraging 20+ years of industry experience, IDT's sensor technologies offer best-in-class performance in a wide array of applications ranging from industrial to automotive. Stay informed about the latest news and differentiated sensor offerings from a proven, trusted partner in the sensor space.

Wireless Power

Stay on the cutting edge with IDT's wireless power solutions. Learn how IDT leads the way with an innovative SoC architecture, industry-leading efficiency, and hardware/algorithm implementations.