We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!

Model Composer

Design, Simulate and Accelerate Path to Production

Model Composer is a Model-Based Design tool that enables rapid design exploration within the MathWorks Simulink® environment and accelerates the path to production on Xilinx programmable devices through automatic code generation. You can express and iterate through your algorithms using high-level performance-optimized blocks and validate functional correctness through system-level simulations. Model Composer transforms your algorithmic specifications to production-quality implementation through automatic optimizations that extends the Xilinx High Level Synthesis technology.

Key Feature and Benefits

Accelerate Design Iterations

High-Level of Abstraction: Algorithm-centric building blocks, with a focus on functionality, provide ease-of-use essential for domain experts to accelerate design exploration.

Support for Vectors and Matrices: Enables frame-based algorithm design that saves you the time and effort to move to an intermediate low-level model for implementation.

Seamless Integration with Simulink: Direct connection with blocks from the Simulink product family enables system-level modeling and simulation and the ability to fully leverage the stimulus generation and data visualization capabilities of Simulink's graphical environment.

Integer, Floating and Fixed-point Support: Supports the native floating and integer data types in Simulink and the fixed-point and half data types supported by Vivado HLS.

Accelerate IP Creation: Transform your simulate-able designs into a RTL IP package that you can use within the Vivado IP Integrator and leverage all the benefits of its plug-and-play IP Integration design environment for complex designs.

Extend to System Generator for DSP: Leverage the benefits of Model Composer's ease-of-use and simulation speed, for portions of your design and export the synthesized RTL into your existing System Generator for DSP designs as new custom blocks.

Export to Vivado HLS: Advanced feature that provides a link between Simulink's graphical environment to design, simulate and validate your algorithms and Vivado HLS, by automatically generating everything you would need to further optimize your algorithm, including test vectors logged from simulation.

In 2018.3, Model Composer ships with the following new Features and Enhancements:

Throughput Control: Specify the desired number of data samples processed per clock (a.k.a Super Sample Rate) in order to steer the automatic optimizations in Model Composer to achieve desired throughput without structural modifications to your design.

Debug Imported C/C++ Functions during Simulation: Use third-party debuggers to add breakpoints, step through and view intermediate variable values in the C/C++ code associated to your custom Model Composer blocks, while the Simulink simulation is running

Complex Type Support in C/C++ Function Import: Import functions with arguments of type std::complex to create custom Model Composer blocks that can be connected to and simulated with complex signals in your design.

Getting Started Examples for C/C++ Function Import: Collection of simple examples for a quick introduction to features and capabilities of importing C/C++ functions as custom Model Composer blocks. Access these examples within the MATLAB Help Browser and use them as a starting point to import your own functions.

Math Blocks: New optimized Min, Max and Reshape Row-Major blocks added to the Math Functions sub-library, expanding the breadth of mathematical operations that can be modeled in your designs.

Signal Routing Blocks: New Mux and Demux blocks provide better control over routing signals in your designs by combining input signals into a larger output vector signal or splitting an input vector signal into constituent scalar/smaller vector outputs as required.