One future use of this sort of procedure might be to generate an instruction set
simulator for a processor from its full
RTL implementation. This sort of de-pipelining would give a non-cycle accurate,
higher-level model that runs much faster in simulation.