(Cat? OR feline) AND NOT dog?
Cat? W/5 behavior
(Cat? OR feline) AND traits
Cat AND charact*

This guide provides a more detailed description of the syntax that is supported along with examples.

This search box also supports the look-up of an IP.com Digital Signature (also referred to as Fingerprint); enter the 72-, 48-, or 32-character code to retrieve details of the associated file or submission.

Concept Search - What can I type?

For a concept search, you can enter phrases, sentences, or full paragraphs in English. For example, copy and paste the abstract of a patent application or paragraphs from an article.

Concept search eliminates the need for complex Boolean syntax to inform retrieval. Our Semantic Gist engine uses advanced cognitive semantic analysis to extract the meaning of data. This reduces the chances of missing valuable information, that may result from traditional keyword searching.

Publishing Venue

Related People

Abstract

Many applications include an "on chip" interface between two clock domains with no correlation between the two clock signals. For example: Two signals (A & B) are generated by two different latches driven by the same clocking scheme. A & B feed an AND gate which feeds a latch driven by a different clock scheme. Ideally, A & B will switch simultaneously. In reality, there may be a small difference between the switching times of both signals. This difference may be caused by clock skew or by a loading difference between the latches generating A & B. Suppose A changed from "1" to "0" while B changed from "0" to "1". If a timing difference does exist between A & B, there might be a "1" spike on the AND's output. This spike might be latched by the latch sinking the AND. Such "spike sampling" error is very hard to detect.

Country

United States

Language

English (United States)

This text was extracted from an ASCII text file.

This is the abbreviated version, containing approximately
72% of the total text.

Detection of Interface Synchronization Problems

Many
applications include an "on chip" interface between two
clock domains with no correlation between the two clock signals. For
example: Two signals (A & B) are generated by two different latches
driven by the same clocking scheme. A
& B feed an AND gate which
feeds a latch driven by a different clock scheme. Ideally, A & B
will switch simultaneously. In reality,
there may be a small
difference between the switching times of both signals. This
difference may be caused by clock skew or by a loading difference
between the latches generating A & B.
Suppose A changed from "1" to
"0" while B changed from "0" to "1". If a timing difference does
exist between A & B, there might be a "1" spike on the AND's
output.
This spike might be latched by the latch sinking the AND. Such
"spike sampling" error is very hard to detect. Static timing
analysis does not apply across the asynchronous interface since there
is no relation between both clocking schemes.
High-level
(delay-less) simulation environments fail to detect such asynchronous
problems because they assume that A & B will switch simultaneously.

By inserting
"artificial" random delay elements across the
asynchronous boundary, the "ideal" delay-less simulation environment
will be exposed to any potential synchronization problem. In the
above example, two such random delay elements will be placed by the
simulation environment between A and...