We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!

AR# 46483

Description

When the far end stops transmitting or powers down, the GTX receiver requires a reset on the resumption of data transmission. This is done by adding the code below to drive the signal 'mgt_rx_reset' in the block level source file.

This solution applies to the XAUI v10.2 or RXAUI v2.2 core with Kintex-7 or Virtex-7 GTX transceivers when using Initial ES or General ES silicon. This code will be added to the next release of the cores.

Solution

If using Verilog add the following to example_design/core_name_block.v:

// Modify the line below - add topmost bit of sync_counter into the mgt_rx_reset in your design assign mgt_rx_reset = (... || sync_counter[SYNC_COUNT_LENGTH-1]) && reset_counter[5]; If using VHDLadd the following to example_design/core_name_block.v: :