We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!

AR# 20398

Description

General Description:

When running PAR on a design containing ChipScope cores, the following warning might be encountered:

WARNING:Place - The structured logic associated with a shift register could not be placed in such a way as to use the appropriate fast connections. Shift registers should flow through every slice down through the clb(s) that they use. The relative placement required by the logic was impossible to resolve.

Solution

This warning can be safely ignored. The tool is just letting you know that it cannot cascade the SRL16Cs in the most optimal way possible. This placement is what is needed for ChipScope to run as it is optimally cascading the carry logic that is connected to the SRL16C's. This warning will be removed in the 7.1 release.