The hardened single-precision floating point DSP blocks included in Arria 10 and Stratix 10 devices are based on Altera’s variable precision DSP architecture. Unlike traditional approaches that implement floating point by using fixed point multipliers and FPGA logic, the hardened floating point DSP blocks eliminate nearly all the logic usage required for existing FPGA floating-point computations. The technology enables Altera to deliver up to 1.5 TeraFLOPs DSP performance in Arria 10 devices and up to 10 TeraFLOPs DSP performance in Stratix 10 devices. This now gives DSP designers the choice of either fixed or floating-point modes. The floating point blocks are backwards compatible with existing designs.

Terasic’s DE0-Nano houses the Altera Cyclone IV that features a low cost, low power FPGA ideal for high-volume and cost-sensitive applications. Boosting a miniature size of 49 x 75 mm and a weight of 40 g, the board was aimed for simple implementations targeting the Cyclone IV up to 22,320 LEs. The device utilizes small spacers as legs and even an acrylic cover on top of the board to provide better protection making this Development kit (Devkit) the option to choose for robust applications while giving of a sleek feel to users as they get to look through the device’s glass-like cover. The DE0-Nano definitely is one device to consider in making portable design projects where portable power is essential.

Running at around $80, users already get to enjoy a lot of other on board features. The DE0-Nano is equipped with a 3-axis digital accelerometer designed for better sensing applications. Other on board features follow in the form of 2 separate extension headers plus a third header that supports an ADC converter with 8-channels and 16 I/O Pins, 8 user LEDs, Push buttons and DIP switches. DE0-Nano also provides a three-power scheme option for designers through a USB mini-AB port, 2-pin external power header and two DC 5V pins.

Upon connection to the host PC, the FPGA Devkit automatically powers up and the LEDs start fading in and out. Once host PC has loaded up the DE0-Nano Control Panel, the LEDs stop fading indicating a full user access of the device. The DE0-Nano Control Panel is a GUI that allows users to automatically verify hardware components of the board. Users get to play around the LEDs and a GUI representation is also provided for the Push buttons and DIP switches. The control panel also allows users to work around with the memory and verify accelerometer coordinates and even provides an ADC tab that allows users to monitor the voltage levels in the different channels. The DE0-Nano Control Panel has a user-friendly interface that provides a fast response GUI that readily illustrates all changes made in the actual board. In general, the device is a great development board. It already has everything on board without having to pay for a lot of extras. Despite the DE0-Nano being an entry-level device, the well thought out and compact design definitely makes it a very complete and functional development board.

Related Posts

This article goes through the process of building your own i/o expander breakout board for the DE0-Nano Altera FPGA demo board. The PCB built easily connects to a breadboard where you have access to each individual FPGA I/O pin.

If you dabble at all with building your own circuits with CPLD or FPGA devices then you have likely used a JTAG programmer made by Altera or Xilinx. While these programmers are essential for getting your FPGA designs onto the chip, they are horribly expensive and not practical for any electronics hobbyist. But don’t despair, we can actually make one DIY style for less than $10!

This article will show you how to use standard electronics parts easily purchased at any electronics store to build your very own Altera FPGA and CPLD device programmer. The programmer will work flawlessly with Altera’s Quartus II software and take less than an hour to build.

There are two versions available. The older one pictured above uses a PIC18f2550 chip, while the newer one uses a cheaper PIC18F14K50. If anyone is interested drop a comment in the forum and Somun will provide the eagle files for his build. [via]

One of the professors (Jowel Yusta) at CSU Chico University’s Electrical Engineering department was kind enough to pass on some small Altera UP2 FPGA oriented projects that his students built for their yearly EECE 343 – Computer Interface Circuits course.

The EECE 343 course focuses on the different ways that digital electronics pass information to each other, for example USB or PS/2. The Altera UP2 board might be quite antiquated compared to the newer university boards that are available (especially compared to the DE0-Nano) but it’s still a straight forward and simple platform to work with. Such things are extremely rare in electronics and are great for learners.

FPGA hardware/software projects were produced by students in the last month of ECE5760 at Cornell. Projects were built using the Altera/Terasic DE2 or DE2-115 FPGA educational boards. This year’s projects include:

The package comes with a single DE0 Nano development board, mini USB cable (you can program and power the module over USB) and two CDs with the software necessary to ‘compile’ and ‘upload’ code to the board. The software is available for Windows and Linux computers (no Mac) [via]

CoreCommander development board is unique in the industry. It features the Altera Cyclone III FPGA that provides more than enough room for almost any embedded design.

This flexible board comes with a suite of SLS IP Cores, drivers, and application software. Delivered as a complete package, the board and soft content ensures quick and easy implementation of industry leading cores with reduced risk AND at a very low cost.

This article goes through how to create a VGA controller that uses a resistor DAC to create 512 unique VGA colors. The tutorial uses an Altera CPLD and VHDL code to create all the video signals. The theory, hardware schematics and software are all explained and available for viewing/download.