HDL Coder State Control Block

Jack Erickson, MathWorks

For subsystems which have explicit enable and reset behaviors, the HDL Coder™ State Control block turns on "Synchronous" behavior. With this set, the HDL code that is generated is more optimal for hardware implementation, and simulation in Simulink® reflects the synchronous behavior of clocked digital hardware.

This website uses cookies to improve your user experience, personalize content and ads, and analyze website traffic. By continuing to use this website, you consent to our use of cookies. Please see our Privacy Policy to learn more about cookies and how to change your settings.