Monday, April 13, 2009

High Definition MPEG-4 AVC (H.264) Encoder

Targeting HD IPTV Video Distribution

4Caster™ HD30 IPTV Edition is the premium, high-definition encoder within the Envivio Convergence Series™ of compression products. Encoding both 1080i and 720p formats at up to full HD resolution, HD30's complete range of AVC (H.264) encoding tools delivers the highest picture quality across a flexible range of bit rates between 4 and 27 Mbps.

The IPTV Edition of the 4Caster HD30 has been designed specifically for distribution of content over DSL networks. HD30's advanced rate control algorithm delivers the Constant Bit Rate (CBR) operation required to ensure robust content delivery over bandwidth limited DSL networks. Compression algorithms have been optimized to maximize HD video quality at the extremely low bit rates required by most IPTV deployments. The HD30's ultra-efficient CBR performance ensures that Telcos can deliver an end user quality of experience that can compete with cable and satellite delivered content, and that the highest number of subscribers can be reached without the need for costly investments in network delivery infrastructure.

Flexible support for both 1080i and 720p formats at up to full HD resolution

Proven interoperability with a wide range of consumer IPTV set top boxes

Numerous advanced features including Picture-in-Picture and Closed Caption

MPEG TS over UDP or RTP ensuring robust delivery over IP networks

Envivio 4Caster C4

Three Screens Multi-Channel, Multi-Profile Video Encoder

Targeting Mobile TV, Internet TV and IPTV Applications

4Caster C4 is the multi-service compression engine at the heart of Envivio's Convergence Generation IP video headend, which receives, decodes, re-encodes, and transmits programming all in IP. The all-digital processing of content eliminates the need for traditional intermediate analog or digital video interfaces between decoders and encoders, reducing both cost and system complexity.

The 4Caster C4 currently supports one channel of high definition or multiple channels of standard definition encoding for IPTV, Internet TV encoding up to VGA resolution, and 3G Mobile TV encoding. For IPTV applications, C4 can be delivered in either Premium Compression or Extreme Compression encoding configurations using Envivio's new flexible encoding core. For Internet TV applications, C4 can deliver content for playback in Windows Media Player, QuickTime and VLC. For Mobile TV applications, C4 can deliver 3GPP, 3GPP2 compliant streams for playback on a wide variety of mobile devices. Envivio is rapidly developing new features for this ultra-flexible compression platform, most of which will be available to our existing customers without the need for any hardware change. 4Caster C4 is a truly unique, future-proof encoding platform ideally suited for today's IP-based media delivery applications.

Saturday, April 4, 2009

Verilog-XL : This is the most standard simulator in the market, as this is the sign off simulator.

NCVerilog : This is the compiled simulator which works as fast as VCS, and still maintains the sign off capabilities of Verilog-XL. This simulator is good when it comes to gate level simulations.

VCS : This is worlds fastest simulator, this is also a compiled simulator like NCverilog. This simulator is faster when it comes to RTL simulation. Few more things about this simulator are direct C kernel interface, Covermeter code coverage embedded, better integration with VERA and other Synopsys tools.

Finsim : This is 100% compatible simulator with Verilog-XL, runs on Linux, Windows and Solaris. This is compiled simulator like VCS and NCVerilog, but slower then VCS and NCVerilog. A $100 version is available, but I wonder what good this can do to Students ?

Modelsim : This is most popular simulator, It has got very good debugger, it supports SystemC, Verilog, VHDL and SystemVerilog.

Silos : I don't know if anyone is using this, Use to be fast and stable.

Veritak : Verilog HDL Compiler/Simulator supporting major Verilog 2001 HDL features. It is integral environment including VHDL to Verilog translator, syntax highlight editor (Veripad), class hierarchy viewer ,multiple waveform viewer ,source analyzer,and more --available for Windows XP/2000. If you are looking for fast verilog HDL simulator with very good GUI for professional use, while keeping extremely inexpensive price , this is it. You can try Veritak for free for two weeks. This simulator costs around $50.

MPSim : Axiom's MPSim is an integrated verification environment combining the fastest simulator in the industry with advanced testbench automation, assertion-based verification, debugging, and coverage analysis. Personally I have seen this simulator to be faster then NCsim, it comes with build in Vera support.

VeriLogger Extreme : High-performance compiled-code Verilog 2001 simulator. This simulator has a very easy to use debugging environment that includes a built-in graphical test bench generator. The top-level module ports can be extracted into a timing diagram window that lets the user quickly draw waveforms to describe input stimulus. The test bench is generated automatically and results are displayed in the timing diagram window.

Icarus Verilog : This is best Free Verilog simulator out there, it is simulation and synthesis tool. It operates as a compiler, compiling source code written in Verilog (IEEE-1364) into some target format. For batch simulation, the compiler can generate an intermediate form called vvp assembly. This intermediate form is executed by the ``vvp'' command. Icarus continues to get better and better. Icarus is being used for real design work by companies now as a simulator, and is starting to be useful as a synthesizer for a Xilinx FPGA flow as well. All my tutorials are compiled on this compiler.

Verilator : Verilator is a compiled cycle-based simulator, which is free, but performs as fast as the commercial products.

Cver : Cver is an interpreted Verilog simulator. It follows the 1995 IEEE P1364 standard LRM with some features from Verilog 2000 P1364 standard. Although, because it is used in large company design flows, various changes from the P1364 standard have been made to match results of other simulators. It implements full PLI including PLI vpi_ application programing interface (API) as defined by Verilog 2000 LRM.

WaveViewer : SynaptiCAD's freeware VCD viewer also supports analog signal display and SPICE import. A proprietary compressed waveform format allows it to compress VCD files by 200x, making it a very fast viewer.

Code Coverage

Verification Navigator : An integrated design verification environment that enables a consistent, easy-to-use and efficient verification methodology with a powerful set of best-in-class tools for managing the HDL verification process. These tools include HDL checking, coverage analysis, test suite analysis and FSM analysis. The environment includes an extensible flow manager for easy incorporation of custom verification flows. Verification Navigator supports Verilog, VHDL and mixed language designs and integrates seamlessly with all leading simulation environments.

SureCov : Engineering teams designing today's chips and semiconductor IP cores need to know, with confidence, how thoroughly the functional test suite is exercising the design. Verisity's SureCov measures FSM and code coverage with the lowest simulation overhead of any tool available, and without requiring changes to the source design. The SureSight graphical user interface shows exactly which parts of the design have been covered and which have not.

Code Coverage Tool : A freeware code coverage tool. Code coverage tool is a Verilog code coverage analysis tool that can be useful for determining how well a test suite is covering the design under test.

Linting

Leda : Leda is a code purification tool for designers using the Verilog® and VHDL Hardware Description Language (HDL). Leda is uniquely qualified to analyze HDL code pre-synthesis and pre-simulation and is totally compatible with all popular synthesis and simulation tools and flows. By automating more than 500 design checks for language syntax, semantics and questionable synthesis/simulation constructs, Leda detects common as well as subtle and hard-to-find code defects, thus freeing designers to focus on the art of design.

SureLint : Designers need tools to analyze and debug their designs before integrating with the rest of the project. SureLint offers finite state machine (FSM) analysis, race detection, and many additional checks the most complete lint tool on the market.

Jove : The Open Verification Environment for the Java (TM) Platform. Jove is a set of Java APIs and tools to enable Verilog hardware design verification of ASICs and FPGAs using the Java programming language. Jove has been tested extensively with Synopsys VCS and to a lesser extent with the GPL version of cver by Pragmatic C Software.

FSMDesigner : FSMDesigner is a Java-based Finite State Machine (FSM) editor, which allows the hardware designer to specify complex control circuits in an easy and comfortable way. The graphical FSM is converted into a proprietary state/flow-table format called fsm2. It can be translated into efficient and synthesizable Verilog HDL code by a compiler called fsm2v designed at our chair. FSMDesigner is based on the Simple-Moore FSM model, which completely eliminates the output function by using parts of the state vector as outputs.

TestBencher Pro : Generates bus-functional models and test benches from language independent timing diagrams. The generated test benches are capable of applying different stimulus vectors depending on simulation response so that the test bench functions as a behavioral model of the environment in which the system being tested will operate. Generates code for Verilog, VHDL, and SystemC.

Timing Diagrammer Pro : A professional timing diagram editor with an unbeatable feature set. Performs true full-range min/max timing analysis to help you find and eliminate all timing violations and race conditions. Also automatically calculates critical paths and adjusts for reconvergent fanout. Inserting diagrams into word processors is painless, thanks to a variety of image capture formats.

TimeGen : TimeGen is an engineering CAD tool which allows a digital design engineer the capability to quickly and effectively draw digital timing diagrams. The waveforms can easily be exported to other Window programs, such as Microsoft Word, for use in writing design specifications. TimeGen is less price compared to other tools.

Timing Tool : TimingTool is a free to use on-line Timing Diagram Editor. This tool provides very good VHDL and Verilog test benches and requires no download or installation.

Perlilog : Perlilog is a design tool, whose main target is easy integration of Verilog IP cores for System-on-Chip (SoC) designs. The philosophy behind Perilog is that an IP core should be like a black box. Fitting it for a certain purpose should be as easy as defining the desired requirements. Connecting the cores, to become a system, should be as easy as drawing a block diagram. Perlilog is written in Perl, currently with no GUI. While the scripts, that the system consists of, are rather sophisticated, only plain Perl knowledge is needed to use its scripting capabilities.