In this essay, I would like to present the rationale behind MyHDL - a Python-based HDL (hardware description language) that I created. At a first glance, MyHDL looks like an open source alternative to Verilog and VHDL You can use MyHDL at the register transfer level (RTL) of abstraction for synthesizable code, or at higher levels of abstraction for tasks like system modeling and verification.