H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto

H01L24/10—Bump connectors ; Manufacturing methods related thereto

H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process

H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof

H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof

H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer

H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326

H01L21/4814—Conductive parts

H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation

H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof

H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof

H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer

H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container

H01L21/56—Encapsulations, e.g. encapsulation layers, coatings

H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L23/00—Details of semiconductor or other solid state devices

H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor

H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00

H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto

H01L2224/02—Bonding areas; Manufacturing methods related thereto

H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process

H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area

H01L2224/05001—Internal layers

H01L2224/05099—Material

H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof

H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C

H01L2224/05166—Titanium [Ti] as principal constituent

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00

H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto

H01L2224/02—Bonding areas; Manufacturing methods related thereto

H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process

H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area

H01L2224/0554—External layer

H01L2224/0555—Shape

H01L2224/05551—Shape comprising apertures or cavities

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00

H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto

H01L2224/02—Bonding areas; Manufacturing methods related thereto

H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process

H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area

H01L2224/0554—External layer

H01L2224/0555—Shape

H01L2224/05556—Shape in side view

H01L2224/05557—Shape in side view comprising protrusions or indentations

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00

H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto

H01L2224/02—Bonding areas; Manufacturing methods related thereto

H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process

H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area

H01L2224/0554—External layer

H01L2224/05599—Material

H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof

H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C

H01L2224/05624—Aluminium [Al] as principal constituent

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00

H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto

H01L2224/02—Bonding areas; Manufacturing methods related thereto

H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process

H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area

H01L2224/0554—External layer

H01L2224/05599—Material

H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof

H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C

H01L2224/05644—Gold [Au] as principal constituent

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00

H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto

H01L2224/10—Bump connectors; Manufacturing methods related thereto

H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process

H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector

H01L2224/13001—Core members of the bump connector

H01L2224/13099—Material

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00

H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto

H01L2224/10—Bump connectors; Manufacturing methods related thereto

H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process

H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector

H01L2224/1354—Coating

H01L2224/13575—Plural coating layers

H01L2224/1358—Plural coating layers being stacked

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00

H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto

H01L2224/10—Bump connectors; Manufacturing methods related thereto

H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process

H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector

H01L2224/1601—Structure

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00

H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto

H01L2224/10—Bump connectors; Manufacturing methods related thereto

H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process

H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector

H01L2224/161—Disposition

H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive

H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked

H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00

H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto

H01L2224/10—Bump connectors; Manufacturing methods related thereto

H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process

H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector

H01L2224/161—Disposition

H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive

H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked

H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation

H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00

H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71

H01L2224/732—Location after the connecting process

H01L2224/73201—Location after the connecting process on the same surface

H01L2224/73203—Bump and layer connectors

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00

H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected

H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector

H01L2224/8119—Arrangement of the bump connectors prior to mounting

H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00

H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected

H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector

H01L2224/8119—Arrangement of the bump connectors prior to mounting

H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00

H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected

H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector

H01L2224/8134—Bonding interfaces of the bump connector

H01L2224/81345—Shape, e.g. interlocking features

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00

H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected

H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00

H01L2924/01—Chemical elements

H01L2924/01004—Beryllium [Be]

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00

H01L2924/01—Chemical elements

H01L2924/01005—Boron [B]

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00

H01L2924/01—Chemical elements

H01L2924/01006—Carbon [C]

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00

H01L2924/01—Chemical elements

H01L2924/01013—Aluminum [Al]

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00

H01L2924/01—Chemical elements

H01L2924/01022—Titanium [Ti]

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00

H01L2924/01—Chemical elements

H01L2924/01033—Arsenic [As]

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00

H01L2924/01—Chemical elements

H01L2924/01046—Palladium [Pd]

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00

H01L2924/01—Chemical elements

H01L2924/01047—Silver [Ag]

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00

H01L2924/01—Chemical elements

H01L2924/01075—Rhenium [Re]

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00

H01L2924/01—Chemical elements

H01L2924/01079—Gold [Au]

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00

H01L2924/013—Alloys

H01L2924/014—Solder alloys

H—ELECTRICITY

H01—BASIC ELECTRIC ELEMENTS

H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR

H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00

H01L2924/10—Details of semiconductor or other solid state devices to be connected

H01L2924/11—Device type

H01L2924/12—Passive devices, e.g. 2 terminal devices

H01L2924/1204—Optical Diode

H01L2924/12042—LASER

Abstract

PROBLEM TO BE SOLVED: To provide a highly reliable semiconductor device which can considerably improve the connection intensity of bump electrodes and pad electrodes, and can maintain a pressure contact state between bump electrodes and pad electrodes even if a crack is developed in resin between a semiconductor pellet and a wiring board. SOLUTION: In the semiconductor device of slip chip structure in which the semiconductor pellet 1 where the multiple bump electrodes 4 are formed is made to face the wiring board 5 where the pad electrodes 10 are formed, the bump electrodes 4 and the pad electrodes 10 are stacked and the semiconductor pellet 1 and the wiring board 5 are adhered with resin 11, projection parts 10b which are forcibly fitted to the bump electrodes 4 are formed in parts stacked with the bump electrodes 4 of the pad electrodes 10.

Description

Translated from Japanese

【発明の詳細な説明】 DETAILED DESCRIPTION OF THE INVENTION

【０００１】 [0001]

【発明の属する技術分野】本発明はフリップチップ構造の半導体装置に関する。 The present invention relates to relates to a semiconductor device of the flip-chip structure.

【０００２】 [0002]

【従来の技術】小型の電子機器を実現するために、電子部品は高機能化、高集積化を図りつつ小型化されている。 To realize the electronic apparatus of the Related Art Small electronic components highly functional, and is compact while achieving higher integration.電子部品の一種である半導体装置は一般的には樹脂で外装したものが用いられるが、外装なしのベアチップを用い、これを直接配線基板に組み込むことにより一層の小型化を図っている。 Although the semiconductor device is a type of electronic component which is generally the exterior of a resin is used, thereby achieving the further downsizing by using the bare chip without exterior incorporated directly in the circuit board.この種半導体装置の一例を図７ Figure An example of this type semiconductor device 7から説明する。 It described from.図において、１は半導体ペレットで、半導体基板２の内部に多数の半導体素子（図示せず）を形成し、各半導体素子を内部接続して電子回路を構成し、 In the drawings, indicated at 1 is a semiconductor pellet, a number of semiconductor elements (not shown) is formed in the semiconductor substrate 2 constitute an electronic circuit each semiconductor element and the internal connection,この半導体基板２の一主面に絶縁膜（図示せず）を形成し、この絶縁膜上の半導体素子の要部と接続される部分に窓明けして、この窓明け部分に下地電極３を形成し、 The insulating film on the one main surface of the semiconductor substrate 2 (not shown) is formed, this was Apertures in the portion to be connected to the main portion of the semiconductor element on the insulating film, the lower electrode 3 in the window drilling portion formed,さらにこの下地電極３にバンプ電極４を形成している。 Forming a bump electrode 4 to the base electrode 3 further.下地電極３は一般的にアルミニウムや多種金属、例えばチタン、金などを積層形成し半導体基板２に対し抵抗接続したもので、チタン、金の積層下地電極３の場合、 Base electrode 3 is generally aluminum or various metals, such as titanium, obtained by resistance connected to the semiconductor substrate 2 such as a laminated gold, titanium, the case of a laminated base electrode 3 of gold,バンプ電極４は接合性の良好な金属、一般的には金メッキにより形成される。 Bump electrode 4 is joined of good metal, typically formed by gold plating.５は配線基板で、セラミックや樹脂などの絶縁材からなる絶縁基板６上に導電パターン（図示例では半導体ペレット１のバンプ電極４と対向する部分に電極部７となる導電パターンの一部を示す。） 5 is a wiring substrate, illustrating a part of the conductive pattern to be an electrode unit 7 in a portion facing the bump electrodes 4 of the semiconductor pellet 1 is a conductive pattern (example shown on the insulating substrate 6 made of an insulating material such as ceramic or resin .)が形成され、この導電パターンは絶縁基板６がセラミックの場合、銀パラジウム系導電性塗料などを印刷焼成して形成され、樹脂の場合には導電箔を積層してこの導電箔をエッチングして形成される。 There is formed, when the conductive pattern is an insulating substrate 6 is a ceramic, is formed like a printing fired silver-palladium based conductive paint, a conductive foil by laminating a conductive foil when the resin is etched It is.この導電パターンは図示電極部７や図外の外部接続端子など必要部分を除きレジスト膜（図示せず）で被覆され、電極部７にはニッケルなどの硬質金属８が被覆され、さらに電気的接続を確実にするため薄い金の膜９が積層形成されて、パッド電極１０を形成している。 The conductive pattern is covered with a resist film except for the necessary portion, such as an external connection terminal outside and illustrated electrode unit 7 FIG (not shown), the electrode portions 7 are coated hard metal 8 such as nickel, further electrical connection thin gold film 9 to ensure is laminated to form a pad electrode 10.半導体ペレット１と配線基板５ Semiconductor pellet 1 and the wiring board 5とは対向配置され、バンプ電極４とパッド電極１０とが重合され、重合部分を加熱しバンプ電極４を加圧して塑性変形させバンプ電極４の金とパッド電極１０の金の薄膜９とを圧接し電気的に接続している。 Arranged opposite to the, is a bump electrode 4 and the pad electrode 10 is polymerized, press the gold thin film 9 of the gold and the pad electrode 10 of the bump electrode 4 is plastically deformed by heating the overlapping portion to pressurize the bump electrode 4 It is electrically connected.１１は半導体ペレット１と配線基板５とを接着する樹脂で、圧着作業の前に予め配線基板５上に塗付したり、各電極４、７の圧接作業時に半導体ペレット１と配線基板５の対向面間に注入され、半導体ペレット１の加圧状態を保って２００ 11 is a resin bonding the semiconductor pellet 1 and the wiring board 5, or subjected coated in advance on the wiring board 5 in front of the crimping operation, opposing the semiconductor pellet 1 and the wiring board 5 when pressure working of the electrodes 4 and 7 It is injected between the faces, while maintaining the pressurized state of the semiconductor pellet 1 200℃程度に数分間加熱されて硬化が促進される。 Is heated for several minutes at about ℃ curing is promoted.この樹脂１１は硬化時に収縮し、バンプ電極４とパッド電極１０ The resin 11 shrinks during curing, the bump electrode 4 and the pad electrode 10の加圧状態を保つ。 Keeping under pressure.

【０００３】 [0003]

【発明が解決しようとする課題】この半導体装置はバンプ電極４とパッド電極１０の重合部を塑性変形させて圧接させることによりバンプ電極４とパッド電極１０の電気的接続をし、樹脂１１の接着力により電気的接続の状態を保っているが、配線基板５が可撓性を有する樹脂製である場合には、外力が加えられたり、周辺の温度変化によって熱膨張、収縮すると半導体ペレット１と配線基板５の間の樹脂１１との接着界面に張力が作用し、接着面から剥離することがあった。 THE INVENTION Problems to be Solved] The semiconductor device is an electrical connection of the bump electrode 4 and the pad electrode 10 by pressure contact by plastically deforming the overlapping portion of the bump electrode 4 and the pad electrode 10, the adhesive resin 11 While keeping the state of electrical connection by a force, when the wiring substrate 5 is made of resin having flexibility is or external force is applied, the thermal expansion by the peripheral temperature change, when contracting with the semiconductor pellet 1 It acts tension adhesion interface between the resin 11 between the wiring substrate 5, there may be peeled from the adhesive surface.このようにして半導体ペレット１と配線基板５の間の樹脂１１にクラックを生じるとバンプ電極４とパッド電極１０の間の圧接状態を維持できず、電気的接続が損なわれるという問題があった。 Thus not maintain the pressure contact state between the bump electrode 4 and the pad electrode 10 when the resin 11 results in a crack between the semiconductor pellet 1 and the wiring board 5, there is a problem that electrical connection is impaired.一方、特開平６−２６８０１６号公報には図８に示すように配線基板５のパッド電極１０に凹所１０ａを形成し、バンプ電極４をこの凹所１０ａに嵌め合わせ、半導体ペレット１と配線基板５の位置決めをして、バンプ電極４とパッド電極１０と位置ずれなく接合し、樹脂１ On the other hand, a recess 10a is formed on the pad electrodes 10 of the wiring board 5 as the JP-A-6-268016 shown in FIG. 8, fitted bump electrode 4 in the recess 10a, the semiconductor pellet 1 and the wiring board 5 and positioning, and bonding without positional displacement between the bump electrode 4 and the pad electrode 10, the resin 1１で接着した半導体装置が開示され、接合はバンプ電極４を半田で形成し、この半田をリフロー処理してなされることが開示されている。 1 adhered semiconductor device is disclosed in, bonding forms a bump electrode 4 with the solder, be made of this solder reflow process is disclosed.この半導体装置は、バンプ電極４の側壁がパッド電極１０の凹所１０ａに囲まれるため樹脂１１が何らかの理由によりクラックしてもバンプ電極４とパッド電極１０の電気的接続は維持できるように考えられるが、半導体ペレット１は配線基板５の面方向に膨張伸縮して位置ずれするため、バンプ電極４は側壁が凹所１０ａ内壁を押圧してすき間を拡大するように変形するため、単に圧接しただけの接続では、樹脂１１ The semiconductor device is considered as side walls of the bump electrode 4 is electrically connected to the bump electrode 4 and the pad electrode 10 be cracked for some reason the resin 11 because they are surrounded by the recess 10a of the pad electrode 10 can be maintained but since the semiconductor pellet 1 is positioned displaced expands stretch in the plane direction of the wiring board 5, only the bump electrode 4 to deform so as to enlarge the gap to press the sidewall recess 10a inner wall was simply pressed in connection, the resin 11がクラックすると半導体ペレット１と配線基板５の接続が不完全となり、電気的接続も不完全となる。 There becomes incomplete connection of the semiconductor pellet 1 and the wiring board 5 when the crack, even be incomplete electrical connection.そのため、リフロー処理による接合は欠かせず、また、パッド電極１０はバンプ電極４を収容するため径大となり、隣り合うパッド電極１０の間隔が狭くなり、耐電圧が低下したり短絡し易くなるため、この構造を直ちに図７半導体装置に適用することはできなかった。 Therefore, not all the joining by reflow process, also, the pad electrode 10 becomes a large diameter to accommodate the bump electrode 4, the interval of the pad electrode 10 adjacent becomes narrow, since the withstand voltage tends to short-circuit or decrease , it was not possible to apply this structure immediately FIG semiconductor device.

【０００４】 [0004]

【課題を解決するための手段】本発明は上記課題を解決するために提案されたもので、一主面上に多数のバンプ電極を形成した半導体ペレットと前記バンプ電極に対応してパッド電極を形成した配線基板とを対向させ、バンプ電極とパッド電極とを重合させて前記半導体ペレットと配線基板間を樹脂で接着したフリップチップ構造の半導体装置において、前記パッド電極のバンプ電極と重合する部分に凸部を形成しするとともにこの凸部を前記バンプ電極に圧入したことを特徴とする半導体装置を提供する。 SUMMARY OF THE INVENTION The present invention has been proposed in order to solve the above problems, a pad electrode in response to the bump electrode and the semiconductor pellet to form a plurality of bump electrodes on one major surface are opposed to the formed wiring substrate, between said semiconductor pellet and the wiring board by polymerizing the bump electrode and the pad electrode in the semiconductor device of adhered flip chip structure with the resin, the portion of polymerizing with the bump electrodes of the pad electrode the convex portion thereby to form the convex portions to provide a semiconductor device which is characterized in that pressed into the bump electrode.

【０００５】 [0005]

【発明の実施の形態】本発明による半導体装置は、半導体ペレットに形成したバンプ電極を配線基板に形成したパッド電極に重合圧接して半導体ペレットと配線基板間を樹脂にて接着した構造の半導体装置であり、パッド電極に凸部を形成して、この凸部をバンプ電極に圧入することにより接続強度を高めたものであるが、この凸部はパッド電極を部分エッチングして形成したものを用いることができる。 The semiconductor device according to the present invention DETAILED DESCRIPTION OF THE INVENTION The semiconductor device of adhered structures between the wiring board and the semiconductor pellet with a resin by a bump electrode formed on the semiconductor pellet polymerized pressed against the pad electrode formed on the wiring substrate , and the form the protrusion on the pad electrode, but in which an increased connection strength by press-fitting the projections on the bump electrodes, the convex portion is formed on both sides thereof is used pad electrode by partially etching be able to.また凸部はパッド電極にレーザ光を照射することにより形成したものを用いることができる。 The protrusions can be used which is formed by irradiating a laser beam to the pad electrode.この場合、配線基板を保護膜で被覆しこの保護膜上よりレーザ光を照射することにより形成されものは配線基板上の不所望部分に異物の付着がない。 In this case, there is no foreign matter in undesirably portion on the wiring board shall be formed by irradiating a laser beam from the wiring board was covered with a protective film on the protective film.また、半導体ペレットのバンプ電極を軟質金属で形成し、配線基板のパッド金属を硬質金属で形成すると凸部のバンプ電極への圧入がスムーズに行える。 Also, the bump electrodes of the semiconductor pellet is formed of a soft metal, press-fitting of the pad metal wiring board to the bump electrodes of the protrusions be formed of a hard metal is performed smoothly.

【０００６】 [0006]

【実施例】本発明の実施例を図１から説明する。 BRIEF DESCRIPTION Embodiments of the present invention from FIG.図において、図７と同一物には同一符号を付し重複する説明を省略する。 In the figure, the same components as in FIG. 7 and the description thereof is omitted here denoted by the same reference numerals.図中相違するのは、配線基板５に形成したパッド電極１０に、半導体ペレット１のバンプ電極４の重合面より径小の凸部１０ｂを形成したことのみである。 Is to differ in the figure, the pad electrode 10 formed on the wiring board 5, only to the formation of the convex portion 10b of smaller diameter than the polymerization surface of the bump electrodes 4 of the semiconductor pellet 1.この凸部１０ｂは図２に示すように導電パターンの要部（電極部７）の巾方向中間部を残し周縁をエッチングして突出形成し、この突出部７ａに硬質金属８、金の薄膜９を順次メッキしたもので、バンプ電極４が、例えば一辺の長さが１００μｍ、高さ５０μｍの場合、電極部７ The convex portion 10b is protruded formed by etching the periphery leaving a width direction intermediate portion of the main portion of the conductive pattern as shown in FIG. 2 (electrode section 7), the hard metal 8 in the protruding portion 7a, a thin film of gold 9 obtained by sequentially plating, when the bump electrode 4, for example, the length of one side 100 [mu] m, a height of 50 [mu] m, the electrode portions 7の厚さが例えば１８μｍで、巾を１００μｍに設定し、 A thickness of, for example, 18 [mu] m, and set the width to 100 [mu] m,この電極部７の突出部７ａの巾を６０μｍ、高さを５μ 60μm and width of the protruding portion 7a of the electrode portions 7, 5 [mu] heightｍに設定して、ニッケルなどの硬質金属８を３〜５μｍ Is set to m, 3~5μm a hard metal 8 such as nickelの厚さで被覆し、さらにその上層に酸化防止のため金の薄膜９を０．０３〜０．０５μｍの厚さで被覆する。 Of coated at a thickness to further coat the gold thin film 9 prevent oxidation thereon in a thickness of 0.03～0.05Myuemu.この凸部１０ｂをバンプ電極４の端面に圧入すると、はじめに凸部１０ｂ最下端面がバンプ電極４の端面に衝合し、凸部１０ｂは微小面積であるため、荷重が衝合面に集中して凸部１０ｂはバンプ電極４内に圧入される。 When press-fitting the convex portion 10b to the end surface of the bump electrode 4, initially convex portion 10b lowermost end face abuts the end face of the bump electrode 4, since the convex portion 10b is very small area, the load is concentrated on the abutment surface protrusion 10b is pressed into the bump electrode 4 Te.このとき、衝合部では図３に示すようにバンプ電極４の進行方向（図示矢印Ａ方向）と直交する方向（図示矢印Ｂ At this time, the traveling direction of the bump electrode 4 as the abutment shown in FIG. 3 (arrow A direction) perpendicular to the direction (arrow B方向）に凸部１０ｂとバンプ電極４とが相対移動し、摩擦を生じバンプ電極４の素地を衝合面に露呈させる。 The convex portion 10b and the bump electrode 4 moves relative to the direction), exposing the abutment surface matrix of the bump electrode 4 frictionally.凸部１０ｂはバンプ電極４や電極部７に比して硬質の金属８で被覆されているため変形しにくく、その表面を覆った金９またはその下層のニッケル８にバンプ電極４の金が摩擦しながら位置ずれし停止時点で強固に接合する。 Protrusion 10b is hardly deformed because it is covered, the surface was covered gold 9 or lower nickel 8 that gold bump electrode 4 friction with a hard metal 8 as compared with the bump electrode 4 and electrode section 7 Shi displacement position firmly bonded at the stop time with.凸部１０ｂがバンプ電極４に圧入される際に、バンプ電極４端面の凸部１０ｂ側壁と隣り合う部分は、バンプ電極４端面の周縁部よりはみ出し、圧入を継続するとこのはみ出し部分Ｃがパッド電極１０の段部Ｄに接触しさらにバンプ電極４の端面は周縁に向かって密着し、この時、段部Ｄにおいてもバンプ電極金属がパッド電極金属上で面方向にずれて摩擦を生じ停止時点で強固に接合する。 When the convex portion 10b is press-fitted to the bump electrode 4, the portion adjacent to the convex portion 10b side wall of the bump electrode 4 end face, protrudes from the periphery of the bump electrodes fourth end surface, the protruding portion C pad electrode is continued press fitting the end face of the stepped portion further bump electrode 4 in contact with the D 10 is in close contact towards the periphery, this time, at the stop point frictionally bump electrode metal is displaced in the planar direction on the metal pad electrode even at the stepped portion D firmly bonded.そのため、単に圧接し塑性変形させた接続に比して接続強度が格段に向上し、仮に樹脂１１が半導体ペレット１または配線基板５から剥離して樹脂１１の収縮力による圧接力が低下しても、バンプ電極４とパッド電極１ Therefore, simply connecting strength is remarkably improved as compared with the pressure connected obtained by plastic deformation, even if the resin 11 is peeled off from the semiconductor pellet 1 or wiring board 5 reduces the contact force due to shrinkage force of the resin 11 , bump electrode 4 and the pad electrode 1０の接続状態を保つことができる。 0 connection state can be maintained.また、金のバンプ電極４は溶融せず、凸部１０ｂの圧入によっても膨出せず、パッド電極１０はバンプ電極４と同じ巾でよいから、隣り合うパッド電極１０を十分隔てて形成でき、耐電圧低下や短絡を防止できる。 The bump electrode 4 of gold does not melt, not even swollen by press-fitting of the convex portion 10b, the pad electrode 10 because good in the same width as the bump electrode 4 can be formed at a pad electrode 10 adjacent sufficiently resistant it is possible to prevent the voltage drop or short circuit.図４は本発明の他の実施例を示す。 Figure 4 shows another embodiment of the present invention.図において図１、図７と同一物には同一符号を付し重複する説明を省略する。 In Figure 1, identical with FIG. 7 in FIG overlapping description is omitted given the same reference numerals.図中相違するのは、パッド電極１０のみで、その巾Ｗ１をバンプ電極４の巾Ｗ Is to differ in the figure, only the pad electrode 10, the width W1 of the bump electrode 4 width W２より狭くしている。 It is narrower than 2.バンプ電極４の寸法が一辺１００ Side dimension of the bump electrode 4 is 100μｍの方形である場合、パッド電極１０は硬質金属やそれを被覆するメッキ層も含めた巾が例えば６０μｍに設定される。 When a square of [mu] m, the pad electrode 10 is set to the hard metal or width, for example 60μm which including plating layer covering it.これによりパッド電極１０そのものがバンプ電極４に圧入される凸部と同様の働きをし、半導体ペレット１を圧接する際の荷重が、パッド電極１０との重合面に集中し、上記寸法例では面積比が０．６倍となり、 Thus the same function as the protrusion itself pad electrode 10 is press-fitted to the bump electrode 4, the load at the time of pressing the semiconductor pellet 1 is concentrated on polymer surfaces of the pad electrodes 10, the area in the above example dimensions the ratio is 0.6 times,単位面積当たりの荷重は１．７倍に増幅され深さ５μｍ Depth 5μm is amplified to the load 1.7 times per unit area程度の局部的な圧入が容易に行われる。 Local press-fitting degree is easily performed.また、図１実施例と同様にバンプ電極４にパッド電極１０が圧入される際に、重合面で面方向の摩擦を生じ、各電極の金属素地が露呈して強接し強固に接着される。 Further, the pad electrode 10 in FIG. 1 embodiment similarly to the bump electrode 4 upon being pressed, resulting friction surface direction polymerization surface, the metal matrix of each electrode is bonded to strongly contact firmly exposed.この半導体装置は樹脂１１にて接着しない状態で、半導体ペレット１を配線基板５から剥離させると、硬質金属８の一部がバンプ電極４に付着して引き剥がされることから接着強度が格段に向上していることが確認された。 The semiconductor device in a state that does not adhere with the resin 11, when the peeling of the semiconductor pellet 1 from wiring board 5, partially greatly improved adhesive strength from being peeled adhered to the bump electrodes 4 of the hard metal 8 it was confirmed that.図５は本発明の他の実施例を示す。 Figure 5 shows another embodiment of the present invention.図において図１、図７と同一物には同一符号を付し重複する説明を省略する。 In Figure 1, identical with FIG. 7 in FIG overlapping description is omitted given the same reference numerals.図１、図４実施例のパッド電極１０は導電箔をエッチング処理することにより容易に形成できるが、この実施例では、パッド電極はレーザ光の照射により形成している。 1, the pad electrode 10 in Fig. 4 embodiment is the conductive foil can easily be formed by etching processing, in this embodiment, the pad electrode is formed by laser light irradiation.即ち、このパッド電極１０はその中央部がレーザ光の照射により穿孔され、穿孔部１０ｃが形成され、この穿孔部１０ｃによりバンプ電極４に突入する凸部１０ｄ、１０ｄが形成されている。 That is, the pad electrode 10 is perforated central portion thereof by irradiation of a laser beam, perforations 10c is formed, a convex portion 10d projecting into the bump electrode 4, 10d are formed by the perforated portion 10c.このときレーザ光はパッド電極１０を貫通して絶縁基板６の一部まで穿孔し、この穿孔部１０ｃと隣接する上面にはさらに溶融による盛上り部が形成されて傾斜している。 Laser light at this time is drilled to a part of the insulating substrate 6 through the pad electrode 10, the upstream portion Sheng is inclined is formed by further melt the top surface adjacent to the perforated portion 10c.この凸部１０ｄを形成する際に、配線基板５の表面を樹脂などの保護膜で被覆し、レーザ光照射後、この保護膜を除去することによりレーザ光照射により溶融し飛散した湯玉が不所望部分に付着することを防止できる。 At the time of forming the convex portion 10d, the surface of the wiring substrate 5 is coated with a protective film such as a resin, after the laser beam irradiation, Yudama is undesirably scattered melted by laser beam irradiation by removing the protective film It is prevented from adhering to the portion.この半導体装置は図１半導体装置と同様にパッド電極の凸部１０ｄがバンプ電極４に圧入されるが、 This semiconductor device is convex portion 10d of FIG. 1 semiconductor device similarly to the pad electrodes is pressed into the bump electrode 4,このときパッド電極１０上面は傾斜しているため、圧入時の重合部の面方向の位置ずれが図示矢印Ｅで示すようにバンプ電極下端中央から傾斜方向、両側に分岐され、 In this case the pad electrode 10 top surface because of the inclined plane misalignment of polymerization of the press-fitting is branched from the bump electrode bottom centered as indicated by the arrow E tilt direction, on both sides,同一凸部上では一方向に位置ずれし、バンプ電極４とパッド電極１０の摩擦状態が一様となり、傾斜面により圧入もスムーズに行われ、良好な接続が得られる。 Is on the same protrusion is displaced in the one direction, the friction state of the bump electrode 4 and the pad electrode 10 becomes uniform, also pressed by the inclined surface is smoothly, a good connection can be obtained.また、 Also,絶縁基板６が弾力性を有する樹脂の場合、絶縁基板６は加熱により軟化しさらに重合時の荷重により、バンプ電極４とパッド電極１０の重合面が変形しパッド電極１０ For the resin insulating substrate 6 having elasticity, the insulating substrate 6 by the load at the time of the softened further polymerized by heating, the pad electrode 10 is deformed polymerized surface of the bump electrode 4 and the pad electrode 10 isは図６に示すように傾斜し、これによって穿孔部１０ｃ Inclined to the 6, whereby perforations 10cの径が縮径し穿孔部１０ｃ内に入り込んだバンプ電極４ Bump electrode 4 the diameter of the entering into the reduced diameter perforations 10c下端の突出部４ａに凸部１０ｄの角部１０ｅが食い込み、剥離を防止することができる。 Corner 10e of the protrusion 10d bites into the projection portion 4a of the lower end, it is possible to prevent peeling.この荷重によるパッド電極１０の傾斜は絶縁基板６の一部まで穿孔することにより顕著にできる。 Tilting of the pad electrodes 10 by the load can be significantly by drilling to a part of the insulating substrate 6.本発明は上記実施例にのみ限定されるものではなく、例えばパッド電極１０の凸部の形状は、エッチング処理やレーザ光照射により任意の形状に形成でき、連続あるいは点状配列にて平面形状が一直線状、平行線状、格子状、＋状またはＸ状などの形状に窪ませたり突出させ相対的に凸部を形成することができる。 The present invention is not limited to the above embodiments, for example, the shape of the convex portion of the pad electrode 10 may be formed into any shape by etching or laser light irradiation, a plane shape in a continuous or point-like sequence straight, parallel lines, a lattice shape, are projected or recessed in a shape such as cross shape or X shape can be formed relatively convex portion.また、パッド電極１０のメッキ層である硬質金属はニッケルに限定されるものではなく、バンプ電極４材料の硬度に対して相対的に硬いものであればよい。 Moreover, the hard metal is a plating layer of the pad electrode 10 is not limited to nickel, as long relatively hard ones relative hardness of the bump electrode 4 material.

【０００７】 [0007]

【発明の効果】以上のように本発明によれば、バンプ電極とパッド電極の接続強度を格段に向上させることができ、半導体ペレットと配線基板の間の樹脂にクラックを生じてもバンプ電極とパッド電極の間の圧接状態を維持することができ、信頼性の高い半導体装置を実現できる。 According to the present invention as described above, according to the present invention, the connection strength of the bump electrode and the pad electrode can be remarkably improved, and the semiconductor pellet and the bump electrodes even if a crack in the resin between the circuit board it is possible to maintain the pressure contact between the pad electrode can realize a highly reliable semiconductor device.

【図面の簡単な説明】 BRIEF DESCRIPTION OF THE DRAWINGS

【図１】 本発明による半導体装置の側断面図 Side cross-sectional view of a semiconductor device according to the invention; FIG

Claims (5)

Translated from Japanese

【特許請求の範囲】 [The claims]

【請求項１】一主面上に多数のバンプ電極を形成した半導体ペレットと前記バンプ電極に対応してパッド電極を形成した配線基板とを対向させ、バンプ電極とパッド電極とを重合させて前記半導体ペレットと配線基板間を樹脂で接着したフリップチップ構造の半導体装置において、 前記パッド電極のバンプ電極と重合する部分にバンプ電極に圧入される凸部を形成したことを特徴とする半導体装置。 1. A are opposed to the wiring substrate provided with the pad electrode in response to a number of the semiconductor pellet and the bump electrode forming the bump electrode on one principal surface, said by polymerizing the bump electrode and the pad electrode in between the semiconductor pellet and the wiring board semiconductor device of adhered flip chip structure with the resin, the semiconductor device characterized by the formation of the convex portion to be press-fitted to the bump electrodes on the polymerizing bump electrodes of the pad electrode.

【請求項２】凸部がパッド電極を部分エッチングすることにより形成されたことを特徴とする請求項１に記載の半導体装置。 2. A semiconductor device according to claim 1 in which the convex portion is characterized by being formed by partially etching the pad electrode.

【請求項３】凸部がパッド電極にレーザ光を照射することにより形成されたことを特徴とする請求項１に記載の半導体装置。 3. A semiconductor device according to claim 1 in which the convex portion is characterized by being formed by irradiating a laser beam to the pad electrode.

【請求項４】配線基板を保護膜で被覆しこの保護膜上よりレーザ光を照射して凸部を形成したことを特徴とする請求項３に記載の半導体装置。 4. A semiconductor device according to claim 3 in which the wiring board is covered with a protective film, characterized in that the formation of the convex portion by irradiating a laser beam from the protective film.

【請求項５】バンプ電極が軟質金属からなり、パッド金属が硬質金属からなることを特徴とする請求項１に記載の半導体装置。 5. A bump electrode is made of soft metal, a semiconductor device according to claim 1, pad metal is characterized in that it consists of hard metal.