Rick O’Connor, Executive Director

The Imperas release of the first commercial simulator that can boot Linux on a RISC-V ISS model represents a significant milestone in the evolution of processors based on the RISC-V RV64GC ISA.A key element of the RISC-V ecosystem is a robust, commercial virtual software development environment and Imperas has delivered on this promise.

Related Comments

RISC-V has made the successful transition from an academic project to achieve commercial adoption. We see a universal need for quality and design assurance that can be supported by riscvOVPsim across all projects as PULP RI5CY cores are increasingly implemented in commercial SoC development.

Dr. Luca Benini, chair of digital circuits and systems and one of the originators of the RISC-V PULP project

ETH Zurich

The RISC-V ISA Formal Spec Task Group will produce a Formal Specification for the RISC-V ISA. We see the introduction of riscvOVPsim as an excellent reference platform to test and verify with.