In this talk, I’d like to discuss about the limitation existing in the state of art hardware design of decision tree predicting (classification) process in FPGA when I try to incorporate it into an FPGA based incremental decision tree training architecture. In addition, I’d like to introduce an alternative design that is optimised for high speed predicting and can fulfil the requirement by the training architecture.