In multicore systems, the cost of hardware enforced coherency increases with the a higher number of cores. This can be attributed to the requirement of a snooping based coherent system, where each core must inspect the memory traffic for every other core. The number of coherence actions will affect the overall performance of processors because these coherence requests interfere with a core's access to its own cache. This paper discusses how software can help hardware by reducing the amount of snoop traffic by correcting declaring memory coherency requirements.

Share

Freescale Semiconductor is a global leader in the design and manufacture of embedded semiconductors for the automotive, consumer, industrial, networking and wireless markets. Freescale became a... Read More