ECE 2030 12:00pm Computer Engineering Fall 20074 problems, 6 pages Exam Three 28 November 20071Instructions:This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate the pages of the exam. For maximum credit, show your work. Good Luck!Your Name (please print) ________________________________________________ 1 2 3 4 total 30 24 26 20 100

This
preview
has intentionally blurred sections.
Sign up to view the full version.

ECE 2030 12:00pm Computer Engineering Fall 20074 problems, 6 pages Exam Three 28 November 20072Problem 1 (3 parts, 30 points) Memory SystemsPart A (12 points) Consider a 64MbitDRAM chip organized as 2 million addressesof 32-bit words. Assume both the DRAM cell and the DRAM chip are square. The column number and offset concatenate to form the memory address. Using the organization approach discussed in class, answer the following questions about the chip. Express all answers in decimal (not powers of two). number of columns number of words per column column decoder required (nto m) type of mux required (nto m) number of address lines in column number number of address lines in column offset Part B(10 points) Consider an two gigabytememory system with 1 billionaddressesof 16-bit wordsusing a 16 millionaddress by 8-bitwordmemory DRAM chip. wordaddress lines for memory systemchips needed in one bank banks for memory system memory decoder required (nto m) DRAM chips required Part C(8 points) Design a 16 million address by 8 bit memory system with four 8M x 4 memory chips.

This is the end of the preview.
Sign up
to
access the rest of the document.