CPU/JIT: Overhauled FPR register management, reducing the number of load/store operations
CPU/JIT: Fixed an unsafe optimization that could lead to floating-point stores being optimized away
CPU/JIT: Implemented instructions CREQV, LWBRX
CPU/JIT: Recompiler will now inline small functions