We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!

Solution

placing a semi-colon after the generic map indicates to the compiler that the instantiation has completed. In this case, the component declaration included ports, so the compiler returns an error stating that (in this case) port 'd' is not associated with a signal.

The resolution is to remove the semi-colon after the generic map.

If you are doing a schematic flow then you have encountered a known bug with the ECS tool. The only known work-around for the present is to:1. Open the ".vhf" file that ECS created.2. Remove the semi-colon after the generic map.3. Save the ".vhf" file as a ".vhd" file.4. Remove the schematic from the design and replace it with the newly saved ".vhd" file.