(Cat? OR feline) AND NOT dog?
Cat? W/5 behavior
(Cat? OR feline) AND traits
Cat AND charact*

This guide provides a more detailed description of the syntax that is supported along with examples.

This search box also supports the look-up of an IP.com Digital Signature (also referred to as Fingerprint); enter the 72-, 48-, or 32-character code to retrieve details of the associated file or submission.

Concept Search - What can I type?

For a concept search, you can enter phrases, sentences, or full paragraphs in English. For example, copy and paste the abstract of a patent application or paragraphs from an article.

Concept search eliminates the need for complex Boolean syntax to inform retrieval. Our Semantic Gist engine uses advanced cognitive semantic analysis to extract the meaning of data. This reduces the chances of missing valuable information, that may result from traditional keyword searching.

Publishing Venue

Related People

Abstract

A circuit is shown for generating true and complement phase of a signal with negligible skew using edge-triggered latches.

Country

United States

Language

English (United States)

This text was extracted from an ASCII text file.

This is the abbreviated version, containing approximately
54% of the total text.

Pulse Combining Network

A circuit is
shown for generating true and complement
phase of a signal with negligible skew using edge-triggered latches.

Prior art
true and complement circuit outputs have appreciable
skew. By utilizing the circuit shown in block diagram form in Fig. 1,
with a multiplicity of input signals shown in Fig. 2, true and
complement output waveforms are provided with no appreciable skew
between the two outputs. The circuit has a number of different
possible applications, i.e., frequency divider, frequency multiplier,
and waveform shaping.

The signal
PRESET resets one edge-trigger latch to zero and
sets the other latch to one. Each clock chopper circuit outputs a
pulse on the rising (or falling) edge of its input signal. Pulses
from any number of clock choppers are ORed together, such that each
pulse clocks the edge-triggered latches, causing them to toggle. The
latches are identical in every way except that they are initialized
to complementary states. They are designed such that the delay in
clocking a data value of one is the same as the delay for clocking a
zero. Thus, the problem of skew is avoided.

The PRESET
pulse shown in the timing diagram (Fig. 2) sets the
TRUE output to one and the COMPLEMENT output to a zero. An INPUT
change from 0 to 1 generates a pulse which causes the output to
change. One advantage of the circuit is its ability to provide a
waveform "shaping" function. When INPUT 2 is just the co...