(Cat? OR feline) AND NOT dog?
Cat? W/5 behavior
(Cat? OR feline) AND traits
Cat AND charact*

This guide provides a more detailed description of the syntax that is supported along with examples.

This search box also supports the look-up of an IP.com Digital Signature (also referred to as Fingerprint); enter the 72-, 48-, or 32-character code to retrieve details of the associated file or submission.

Concept Search - What can I type?

For a concept search, you can enter phrases, sentences, or full paragraphs in English. For example, copy and paste the abstract of a patent application or paragraphs from an article.

Concept search eliminates the need for complex Boolean syntax to inform retrieval. Our Semantic Gist engine uses advanced cognitive semantic analysis to extract the meaning of data. This reduces the chances of missing valuable information, that may result from traditional keyword searching.

Publishing Venue

Related People

Abstract

The implementation and operation of an SSI (small scale integration) all npn peak hold circuit is described in this article.

Copyright

Motorola Inc. May 1992

Country

United States

Language

English (United States)

This text was extracted from a PDF file.

At least one non-text object (such as an image or picture) has been suppressed.

This is the abbreviated version, containing approximately
50% of the total text.

Page 1 of 2

MOTOROLA INC. Technical Developments Volume 15 May 1992

SSI ALL NPN PEAK HOLD ClRClJlT~,

by Thomas J. Schuster

The implementation and operation of an SSI (small scale integration) all npn peak hold circuit is described in this article.

The peak hold design is a wideband, single chip, all npn transistor solution to a circuit function that typicalIy &or- porates both npn and pnp transistors in a hybrid pack- age. A hybrid is used because high performance pnp and npn transistors are generally not available on the same die.

A schematic of the peak hold design is shown in figure 1, operation of the circuit is as follows: A negative going pulse is incident at VIN. The input is a negative pulse because the input driver is perceived to be a detec- tor diode and typical detectors are negative output.

The pulse is amplified and inverted by the two dif- ferential ampliiers Ql/Q2 and Q3/Q4. Resistor R50 and the reversed biased junctions of transistors Q9-Q16 are used to increase stability. The pulse is buffered by the Q6 emitter follower to the diode Q7. The diode is forward biased and the pulse will charge hold capacitor Cl, when the VTRACK switch, Q8, is off. If the VTRACK switch is on the capacitor discharges and the peak hold functions as an amplifter. When the pulse goes away the charge is held on the capacitor by the diode and the Darlington pair, Q17 and QlS. The use of a Darlington pair decreases leakage from the charged capacitor. Hybrid designs may incorporate a FET tran- sistor for this function.