We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!

AR# 35153

Description

If any I/Os with an IOStandard other than LVCMOS25 (i.e., LVCMOS33) are locked to the bank where the System Monitor auxiliary analog I/Os are used, the PlanAhead software generates the following DRC error: