Abbreviation of set-reset flip-flop. A flip-flop whose inputs are designated as R and S, along with a clock input. Its outputs are similar to those of a JK flip-flop for any given combination of inputs, except that a race condition can occur in an RS flip-flop when both inputs are at logic 1, thus such a condition should be avoided. Also called RS flip-flop.