As Moore's Law continues to drive the advancement of new complementary metal-oxide semiconductor (CMOS) technology generations toward feature sizes in the sub 10 nm regime, the role of process, voltage and temperature (PVT) variations have become increasingly important when designing integrated...