(Cat? OR feline) AND NOT dog?
Cat? W/5 behavior
(Cat? OR feline) AND traits
Cat AND charact*

This guide provides a more detailed description of the syntax that is supported along with examples.

This search box also supports the look-up of an IP.com Digital Signature (also referred to as Fingerprint); enter the 72-, 48-, or 32-character code to retrieve details of the associated file or submission.

Concept Search - What can I type?

For a concept search, you can enter phrases, sentences, or full paragraphs in English. For example, copy and paste the abstract of a patent application or paragraphs from an article.

Concept search eliminates the need for complex Boolean syntax to inform retrieval. Our Semantic Gist engine uses advanced cognitive semantic analysis to extract the meaning of data. This reduces the chances of missing valuable information, that may result from traditional keyword searching.

Publishing Venue

Related People

Abstract

Disclosed is a BiCMOS read-only memory (ROM) circuit that utilizes n-channel MOSFET for the memory cell and a bit-line current-sensing/switching technique for achieving high speed with low power. The figure shows the circuit schematics of the new memory. The n-MOSFET cell array is programmed by personalizing the drain contacts of cells (Tcell). A bit line becomes active when it is pulled up by the sensing transistor (TS) through which the cell current flows. The remaining inactive bit lines are discharged through the n-MOSFET (TSB) to the most negative supply so that only the selected bit lines consume power. When the bit line is asserted, node S switches from low to high and node SB switches from high to low to turn TSB off.

Country

United States

Language

English (United States)

This text was extracted from an ASCII text file.

This is the abbreviated version, containing approximately
63% of the total text.

High Speed Low Power BiCMOS ROM

Disclosed is
a BiCMOS read-only memory (ROM) circuit that
utilizes n-channel MOSFET for the memory cell and a bit-line
current-sensing/switching technique for achieving high speed with low
power. The figure shows the circuit
schematics of the new memory.
The n-MOSFET cell array is programmed by personalizing the drain
contacts of cells (Tcell). A bit line
becomes active when it is
pulled up by the sensing transistor (TS) through which the cell
current flows. The remaining inactive
bit lines are discharged
through the n-MOSFET (TSB) to the most negative supply so that only
the selected bit lines consume power.
When the bit line is asserted,
node S switches from low to high and node SB switches from high to
low to turn TSB off. The
emitter-follower action of transistor TS
with a strong base overdrive quickly charges up the bit line. In the
meantime, one of the cells (Tcell) on the bit line is selected by
raising the word-line (gate) voltage. If
the selected cell has its
drain contact to the bit line, a large amount of current will flow
from the cell through the sensing transistors TS and reference
transistor TR, pulling the output low (read '0'). Conversely, if
there is no drain contact, only a small bleeding current flows from
the diode TN1 through the sensing transistors, and the output is
pulled to high (read '1'). Note that due
to the strong VBE overdrive
during transient, a clamp diode TCL is needed to prevent t...