We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!

AR# 30326

Description

Page2 of the Aurora 8b/10b CORE Generator GUI allows users to select which GTP connects to which lane of the Aurora Core. The lane assignments selected here are not correctly connected in the generated Aurora Core. The Aurora Core will always generate the default lane order, which connects Lane 1 to the bottom-most GTP selected. Subsequent lanes (2, 3, 4...) will be connected in ascending order up the GT column. In other words, both of these inputs:

will result in the same generated core:

Solution

If you need a lane order different than the Aurora default, you can manually reassign Aurora lanes to the correct GTP in the Aurora wrapper.

The step-by-step procedure for the lane reassignment:

Choose the required configuration details on Page 1 and Page 2 of the GUI.

It is a good idea to back up the design files before continuing, just in case.

In the GTP wrapper instantiation present in the top-level file (which matches the name input on Page 1 of the GUI), swap the connections between <PORT_NAME>, <PORT_NAME_GTP1>, <PORT_NAME_GTP2>, etc.

Simulate the code to ensure the changes were done properly.

As always, verify that the new lane assignments make sense with LOC locations of the GTP_DUAL's in your UCF file.

Example:In this example, the core name is "aurora_lane4321" and these changes are made in "aurora_lane4321.vhd." * Code snippet before lane re-assignment *_________________________Instantiate GTP Wrapper _____________________________