It is optimized to deliver very low phase noise clocks and precise, low-skew outputs, low device-to-device skew characteristics and fast output rise/fall times which help the system design achieve deterministic clock phase relationship across devices. and various core and output supply voltages are accommodated.