An electronic device. The electronic device includes a first electrode and a coating layer. The electronic device is fabricated on a substrate; the substrate has a cavity created in a top surface of the substrate; and the first electrode is electrically coupled to the substrate. The coating layer coats...http://www.google.es/patents/US8080854?utm_source=gb-gplus-sharePatente US8080854 - Electronic device on substrate with cavity and mitigated parasitic leakage path

An electronic device. The electronic device includes a first electrode and a coating layer. The electronic device is fabricated on a substrate; the substrate has a cavity created in a top surface of the substrate; and the first electrode is electrically coupled to the substrate. The coating layer coats at least part of a substrate surface in the cavity, and the presence of the coating layer results in a mitigation of at least one parasitic leakage path between the first electrode and an additional electrode fabricated on the substrate.

Imágenes(13)

Reclamaciones(8)

1. An electronic device, comprising:

a substrate;

a cavity disposed in the substrate;

a film bulk acoustic resonator disposed over the cavity and comprising: a first electrode disposed over the cavity; a piezoelectric layer disposed over the first electrode; and a second electrode disposed over the piezoelectric layer; and

a coating layer disposed in the cavity and electrically connected to a contact that is not an electrode of the electronic device.

2. The electronic device as recited in claim 1, wherein the electronic device is selected from the group consisting of radio-frequency filters and resonators.

3. The electronic device as recited in claim 1, wherein the coating layer material is selected from the group of materials consisting of a dielectric material, a semiconductor material, a conductive material, a metal, a ceramic, an implanted material, silicon dioxide, silicon nitride, aluminum nitride, molybdenum, and gold.

4. The electronic device as recited in claim 1, wherein the coating layer is attachable to a fixed electrical potential.

5. The electronic device as recited in claim 1, wherein the substrate is selected from the group consisting on a semiconductor, a semiconductor wafer, silicon, a silicon wafer, and a ceramic substrate.

6. The electronic device as recited in claim 1, wherein the coating layer further overlies at least a part of the top surface of the substrate.

8. An electronic device as claimed in claim 1, wherein the contact is a ground contact.

Descripción

CROSS-REFERENCE TO RELATED APPLICATIONS

The present application is a divisional application under 37 C.F.R. §1.53(b) of U.S. patent application Ser. No. 11/373,434, to Fazzio, et al. The parent application was filed on Mar. 10, 2006 and is assigned to the assignee of the present application. Priority under 35 U.S.C. §120 to the parent application is hereby claimed, and the entire disclosure of the parent application is specifically incorporated herein by reference.

BACKGROUND

Parasitic leakage effects in electronic circuits and devices can result in unwanted and often detrimental spurious signals. Modern devices have become more and more sophisticated with the associated requirement for improved performance with respect to parasitic effects, as well as other performance characteristics, in amplifier and receiver circuits used, for example, in microwave and radio frequency (RF) applications.

RF filter devices built on semiconductor substrates, such as film-bulk acoustic resonators (FBARs), can be susceptible to leakage effects between traces and pads, especially between input and output pads due to intimate connection between the pads and the underlying semiconductor. FBARs manufactured in the manner of an acoustic resonator suspended over a cavity are also susceptible to leakage paths along the floor and walls of the cavity. Extraneous conduction paths can result in multiple deleterious effects, such as poor passband performance. Different types of conduction paths may exist, for example, substrate and surface conduction paths.

SUMMARY

In a representative embodiment, an electronic device is disclosed. The electronic device comprises a first electrode and a coating layer. The electronic device is fabricated on a substrate; the substrate has a cavity created in a top surface of the substrate; and the first electrode is electrically coupled to the substrate. The coating layer coats at least part of a substrate surface in the cavity, and the presence of the coating layer results in a mitigation of at least one parasitic leakage path between the first electrode and an additional electrode fabricated on the substrate.

In another representative embodiment, a thin film bulk acoustic resonator is disclosed. The thin film bulk acoustic resonator comprises a first electrode, a piezoelectric layer overlying at least part of the first electrode, a second electrode overlying at least part of the piezoelectric layer, and a coating layer. The thin film bulk acoustic resonator is fabricated on a substrate; the substrate has a cavity created in a top surface of the substrate; and the coating layer coats at least part of a substrate surface in the cavity.

In still another representative embodiment, an electronic module is disclosed. The electronic module comprises a plurality of electronic devices constructed on a substrate. The substrate has at least one cavity created in a top surface of the substrate; at least part of at least one cavity is coated with a coating layer; and the presence of the coating layer results in a mitigation of at least one parasitic leakage path on the substrate.

In yet another representative embodiment, a method for fabricating an electronic device is disclosed. The method comprises creating a cavity in a top surface of a substrate, creating a coating layer overlying at least part of substrate surface in the cavity, filling the cavity with a sacrificial material, and creating a first electrode. The first electrode is electrically coupled to the substrate, and the presence of the coating layer results in a mitigation of at least one parasitic leakage path between the first electrode and an additional electrode fabricated on the substrate.

Other aspects and advantages of the representative embodiments presented herein will become apparent from the following detailed description, taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings provide visual representations which will be used to more fully describe various representative embodiments and can be used by those skilled in the art to better understand them and their inherent advantages. In these drawings, like reference numerals identify corresponding elements.

FIG. 1 is a drawing of a block diagram of an electronic module.

FIG. 2 is a drawing of an electronic device as described in various representative embodiments.

FIG. 3 is a drawing of another electronic device as described in various representative embodiments.

FIG. 4 is a drawing of an equivalent circuit for a thin film bulk acoustic resonator (FBAR).

FIG. 5 is a drawing of a stage in the fabrication of the resonators of FIGS. 1 and 2.

FIG. 6A is a drawing of another stage in the fabrication of the resonators of FIGS. 1 and 2.

FIG. 6B is a drawing of a representative embodiment of the coating layer of FIGS. 1, 2, and 6A.

FIG. 6C is a drawing of another representative embodiment of the coating layer of FIGS. 1, 2, and 6A.

FIG. 7 is a drawing of still another stage in the fabrication of the resonators of FIGS. 1 and 2.

FIG. 8 is a drawing of still yet another stage in the fabrication of the resonators of FIGS. 1 and 2.

FIG. 9 is a drawing of a stage in the fabrication of the resonator of FIG. 2.

FIG. 10 is a drawing of another stage in the fabrication of the resonator of FIG. 2.

FIG. 11 is a drawing of yet another stage in the fabrication of the resonator of FIG. 2.

FIG. 12 is a drawing of a stage in the fabrication of the resonator of FIG. 3.

FIG. 13 is a drawing of another stage in the fabrication of the resonator of FIG. 3.

FIG. 14 is a drawing of yet another stage in the fabrication of the resonator of FIG. 3.

FIG. 15 is a drawing of still another stage in the fabrication of the resonator of FIG. 3.

FIG. 16 is a flow chart of a method for fabricating the resonator of FIG. 2.

FIG. 17 is a flow chart of a method for fabricating the resonator of FIG. 3.

DETAILED DESCRIPTION

As shown in the drawings for purposes of illustration, novel electronic devices are disclosed herein which have reduced susceptibility to spurious signals including those from leakage effects. In representative embodiments, the effectiveness of surface conduction in providing leakage paths between the traces and the pads of an electronic device can be reduced, mitigated, or eliminated by depositing a selected material on the surface contributing to the leakage. The electronic device could be one of a number of devices including radiofrequency (RF) devices and film-bulk acoustic resonators (FBARs). In the case of a suspended membrane film-bulk acoustic resonator (FBAR), conduction can occur in the “swimming pool” or depression in the substrate over which the film-bulk acoustic resonator is formed. This parasitic conductive path in that depression could be created, for example, by the diffusion or deposition of phosphorous from a phosphorous silica glass sacrificial layer lightly doping the walls and surfaces of the depression. In representative embodiments, the materials deposited on the substrate reducing the leakage conduction could be various ceramics, dielectrics, metals, and other conductive materials. In particular, a dielectric material, such as silicon dioxide or silicon nitride, or a conductive or semiconductor material, such as aluminum nitride (AlN), molybdenum, or gold, could be used. In some representative embodiments, the material used can be attached to a fixed potential which could be ground potential.

In the following detailed description and in the several figures of the drawings, like elements are identified with like reference numerals.

FIG. 1 is a drawing of a block diagram of an electronic module 305. The electronic module 305 in FIG. 1 is shown as a block diagram of an electronic device 100 and an additional electronic component 300. The electronic device 100 could be a thin film bulk acoustic resonator 100 or any other appropriate electronic device 100 fabricated on a substrate 105. The additional electronic component 300 could also be additional thin film bulk acoustic resonator 100a or any other appropriate electronic device, component, or circuit fabricated on the same substrate 105. Further, the electronic module 305 could comprise a plurality of resonators 100 that together form a filter 305 constructed on the substrate 105 wherein the substrate 105 comprises one or more cavities 110 (see FIG. 2 and others) in the surface of the substrate 105. The electronic device 100 has a first electrode 120 and an additional electrode 310a. The additional electronic component 300 has additional electrodes 310b,310c. Due to the fact that the electronic device 100 is fabricated on the substrate 105, a parasitic leakage path 360a having an impedance ZP1 can exist between additional electrode 310a and the first electrode 120. The presence of this parasitic leakage path 360a enables leakage signals 365a to be transmitted between the additional electrode 310a and the first electrode 120. Also, due to the fact that the electronic device 100 and the additional electronic component 300 are fabricated on the same substrate 105, another parasitic leakage path 360b having an impedance ZP2 can exist between additional electrode 310c and the first electrode 120. The presence of this parasitic leakage path 360b enables leakage signals 365b to be transmitted between the additional electrode 310c and the first electrode 120. Parasitic leakage paths 360 can also exist between other electrodes, for example electrode 310b, and the first electrode 120 providing enablement for other leakage signals 365 between the other electrodes and the first electrode 120. These leakage signals 365 are unwanted and are often detrimental to the operation of the electronic device 100 as well as to other electronic components 305 on the substrate 105. At least part of the paths 360 for these leakage signals 365 can occur via unintentional doping of the surface of the substrate 105 and the cavities 110 formed in the surface of the substrate 105.

FIG. 2 is a drawing of an electronic device 100 as described in various representative embodiments. In the representative example of FIG. 2, the electronic device 100 is shown as thin film bulk acoustic resonator (FBAR) 100, also referred to herein as resonator 100. However, the electronic device 100 could be a radio-frequency (RF) filter 100, resonator 100, or other appropriate electronic device 100. In FIG. 2, the resonator 100 is shown in a side view and is fabricated using semiconductor processing compatible procedures. The resonator 100 is fabricated on a substrate 105 which could be, for example, a semiconductor 105 such as silicon 105, a semiconductor wafer 105 such as a silicon wafer 105, a ceramic substrate 105, or other appropriate substrate material. The resonator 100 is fabricated above a cavity 110 which isolates the vibrating part of the resonator 100 from the substrate 105 in order to reduce the vibrational energy that would otherwise be dissipated in the substrate 105. The cavity 110 is created on the top surface 106 of the substrate 105. The resonator 100 is fabricated above and bridges the cavity 110. The resonator 100 includes a first electrode 120 also referred to herein as a bottom electrode 120, a second electrode 130 also referred to herein as a top electrode 130, and a dielectric layer 140 which in FIG. 2 is piezoelectric layer 140. In the representative embodiment of FIG. 2, the piezoelectric layer 140 lies generally over at least a part of the bottom electrode 120, and the top electrode 130 lies generally over at least part of the piezoelectric layer 140.

Also shown in FIG. 2 is a coating layer 150, a release channel 160, and a release opening 161. The purpose of the release channel 160 and the release opening 161 will be explained in the discussion of FIG. 11. The coating layer 150 lies over at least part of the substrate 105 and lies generally between the substrate 105 and the cavity 110. The coating layer 150 can substantially insulate the resonator 100 from susceptibility to parasitic conducting paths that could otherwise occur at the substrate surface 170 in the region of the cavity 110. Such parasitic conducting paths can be enabled by the diffusion or deposition of phosphorous from a phosphorous silica glass sacrificial layer lightly doping the walls and surfaces of the depression during processing.

In representative embodiments, the materials comprising the coating layer 150 which will reduce, mitigate, or eliminate the leakage conduction could be various ceramics, dielectrics, metals, and other conductive materials. In particular, a dielectric material, such as silicon dioxide or silicon nitride, or a conductive or semiconductor material, such as aluminum nitride, molybdenum, or gold, could be used.

FIG. 3 is a drawing of another electronic device 100 as described in various representative embodiments. In the representative example of FIG. 3, the electronic device 100 is shown as thin film bulk acoustic resonator (FBAR) 100. In FIG. 3, the resonator 100 is shown in a side view and is fabricated using semiconductor processing compatible procedures. The resonator 100 is fabricated on the substrate 105 which could be, for example, a semiconductor 105 such as silicon 105, a semiconductor wafer 105 such as a silicon wafer 105, a ceramic substrate 105, or other appropriate substrate material. The resonator 100 is fabricated above the cavity 110 which isolates the vibrating part of the resonator 100 from the substrate 105 in order to reduce the vibrational energy that would otherwise be dissipated in the substrate 105. The cavity 110 is created on the top surface 106 of the substrate 105. The resonator 100 is fabricated above and bridges the cavity 110. The resonator 100 includes the bottom electrode 120, the top electrode 130, and the dielectric layer 140 which in FIG. 3 is piezoelectric layer 140. In the representative embodiment of FIG. 3, the piezoelectric layer 140 lies generally over at least a part of the bottom electrode 120, and the top electrode 130 lies generally over at least part of the piezoelectric layer 140.

Also shown in FIG. 3 is the coating layer 150, the release channel 160 and the release opening 161. Again, the purpose of the release channel 160 and the release opening 161 will be explained in the discussion which follows of FIG. 11. The coating layer 150 lies over at least part of the substrate 105 and lies generally between the substrate 105 and the cavity 110. The coating layer 150 can substantially insulate the resonator 100 from parasitic conducting paths that could otherwise occur at the substrate surface 170 in the region of the cavity 110. Such parasitic conducting paths can be enabled by the diffusion or deposition of phosphorous from a phosphorous silica glass sacrificial layer lightly doping the walls and surfaces of the depression during processing.

In representative embodiments, the materials comprising the coating layer 150 which will reduce, mitigate, or eliminate the leakage conduction could be various ceramics, dielectrics, metals, and other conductive materials. In particular, a dielectric material, such as silicon dioxide or silicon nitride, or a conductive or semiconductor material, such as aluminum nitride, molybdenum, or gold, could be used. In the representative embodiment of FIG. 3, the coating layer 150 extends beyond the region of the cavity 110. The coating layer 150 can thereby be connected to a fixed potential which could be ground. Such grounding could be effected via grounding contact 180, also referred to herein as contact 180.

In another representative embodiment, the electronic device 100 comprises a grounding contact 180 that is buried and does not make contact with the coating layer 150 through the release hole.

FIG. 4 is a drawing of an equivalent circuit 400 for a thin film bulk acoustic resonator (FBAR). Thin film bulk acoustic resonators can be used in various representative embodiments herein due to the fact that their fabrication technology is compatible with that of integrated circuits and other semiconductor devices resulting in relative advantages in cost, reliability, and size over other technologies. FIG. 4 is a modified Butterworth-Van Dyke model of a thin film bulk acoustic resonator. From this equivalent circuit 400 it can be observed that the thin film bulk acoustic resonator has two resonant frequencies. The first resonant frequency is referred to as series resonant frequency fSER which results from the series combination of inductor LM and capacitor CM. The second resonant frequency is referred to as parallel resonant frequency fPAR which results from the parallel combination of shunt capacitor CP and the above series combination of inductor LM and capacitor CM. The parallel resonant frequency fPAR is also referred to as the anti-resonant frequency fPAR. Resistor RSERIES and shunt resistor RSHUNT represent non-ideal, resistive components in the structure. With appropriate choice of parameters, combinations of thin film bulk acoustic resonators can be constructed to form a filter that has appropriate bandpass characteristics for a desired filter application.

FIG. 5 is a drawing of a stage in the fabrication of the resonators 100 of FIGS. 1 and 2. In FIG. 5, the structure is shown in a side view and is fabricated using semiconductor processing compatible procedures. In this example, the cavity 110 can be formed in the substrate 105 by the spinning of photoresist onto the substrate 105; the photoresist could be exposed through a photomask having the appropriate pattern; the photoresist could be subsequently developed to appropriately pattern the photoresist; the silicon substrate could be etched using the patterned photoresist as a mask and using well know etching technologies to appropriately pattern the cavity 110, and then the remaining photoresist could be removed.

FIG. 6A is a drawing of another stage in the fabrication of the resonators 100 of FIGS. 1 and 2. In FIG. 6A, the structure is shown in a side view and is fabricated using semiconductor processing compatible procedures. In this example, the cavity 110 created in FIG. 5 is coated with the coating layer 150. The coating layer 150 can be added using well known technologies such as chemical vapor deposition, evaporation, or sputtering. As an example, in a representative embodiment, a layer of a dielectric material, such as silicon dioxide or silicon nitride, or a conductive or semiconductor material, such as aluminum nitride, molybdenum, or gold, could be deposited or sputtered onto the top surface 106 including the substrate surface 170.

FIG. 6B is a drawing of a representative embodiment of the coating layer 150 of FIGS. 1, 2, and 6A. In FIG. 6B, the coating layer 150 comprises a first layer 151 overlaying at least part of the substrate surface 170 in the cavity 110 and a second layer 152 overlying the first layer 151. The first layer 151 could comprise silicon dioxide, silicon nitride, polysilicon, or other appropriate material, and the second layer 152 could comprise aluminum nitride or other appropriate material.

FIG. 6C is a drawing of another representative embodiment of the coating layer 150 of FIGS. 1, 2, and 6A. In FIG. 6C, the coating layer 150 comprises multiple other layers 153 which could comprise a first layer 151 overlaying at least part of the substrate surface 170 in the cavity 110 and a second layer 152 overlying the first layer 151. The first layer 151 could comprise silicon dioxide, silicon nitride, polysilicon, or other appropriate material, and the second layer 152 could comprise aluminum nitride or other appropriate material. Other layers 153 could overlie the second layer 152.

FIG. 7 is a drawing of still another stage in the fabrication of the resonators 100 of FIGS. 1 and 2. In FIG. 7, the structure is shown in a side view and is fabricated using semiconductor processing compatible procedures. In this example, the cavity 110 remaining after the addition of the coating layer 150 is filled with a sacrificial material 710 which also covers other parts of the top surface 106 of the substrate 105. The sacrificial material 710 can be removed later and could be, for example, a phosphorous silica glass material (8% phosphorous, 92% silicon dioxide) which is deposited by chemical vapor deposition.

FIG. 8 is a drawing of still yet another stage in the fabrication of the resonators 100 of FIGS. 1 and 2. In FIG. 8, the structure is shown in a side view and is fabricated using semiconductor processing compatible procedures. In this example, the top surface 106 of the substrate 105 and the sacrificial material 710 filled cavity 110 are flattened and smoothed via one of a number of well known chemical-mechanical polishing (CMP) processes.

FIG. 9 is a drawing of a stage in the fabrication of the resonator 100 of FIG. 2. In FIG. 9, the structure is shown in a side view and is fabricated using semiconductor processing compatible procedures. In this example, the bottom electrode 120 is created above the sacrificial material 710 which along with the coating layer 150 now fills the cavity 110. The bottom electrode 120 can be fabricated using well known technologies such as deposition, photolithography, and etch. As an example, a layer of molybdenum could be deposited onto the wafer 105 and over the sacrificial material in the cavity 110 followed by the spinning of photoresist onto the wafer 105; the photoresist could be exposed through a photomask having the appropriate pattern; the photoresist could be subsequently developed to appropriately pattern the photoresist; the exposed material of the bottom electrode 120 could be etched to appropriately pattern the bottom electrode 120; and then the remaining photoresist could be removed. Though not shown in FIG. 9, the contact 180 could be created at the same time as the bottom electrode 120 by patterning the contact 180 to overlap the exposed edge of the coating layer 150 at location 980. A more reliable contact could be created by inserting an additional processing step to remove the sacrificial material 710 in the vicinity of the release opening 161 exposing that part of the coating layer 150.

FIG. 10 is a drawing of another stage in the fabrication of the resonator 100 of FIG. 2. In FIG. 10, the structure is shown in a side view and is fabricated using semiconductor processing compatible procedures. In this example, the piezoelectric layer 140 is created above the bottom electrode 120. The piezoelectric layer 140 can be fabricated using well known technologies such as deposition, photolithography, and etch. As an example, a layer of aluminum nitride could be deposited onto the wafer 105 and over the bottom electrode 120 followed by the spinning of photoresist onto the wafer 105; the photoresist could be exposed through a photomask having the appropriate pattern; the photoresist could be subsequently developed to appropriately pattern the photoresist; the exposed material of the piezoelectric layer 140 could be etched to appropriately pattern the piezoelectric layer 140; and then the remaining photoresist could be removed.

FIG. 1 is a drawing of yet another stage in the fabrication of the resonator 100 of FIG. 2. In FIG. 11, the structure is shown in a side view and is fabricated using semiconductor processing compatible procedures. In this example, the top electrode 130 is created above the piezoelectric layer 140. The top electrode 130 can be fabricated using well known technologies such as deposition, photolithography, and etch. As an example a layer of molybdenum could be deposited onto the wafer 105 and over the piezoelectric layer 140 followed by the spinning of photoresist onto the wafer 105; the photoresist could be exposed through a photomask having the appropriate pattern; the photoresist could be subsequently developed to appropriately pattern the photoresist; the exposed material of the top electrode 130 could be etched to appropriately pattern the top electrode 130; and then the remaining photoresist could be removed.

The sacrificial material 710 previously deposed in the cavity 110 is then removed through the release channel 160 via the release opening 161 to result in the resonator 100 shown in FIG. 2. The location of the release channel 160 in FIG. 11 and other applicable figures can be inferred from its location in FIGS. 1 and 2. Should the sacrificial material 710 be a glass, hydrofluoric acid can be used to etch it from the cavity 110.

FIG. 12 is a drawing of a stage in the fabrication of the resonator 100 of FIG. 3. In FIG. 12, the structure is shown in a side view and is fabricated using semiconductor processing compatible procedures. In this example, a contact opening 190 is created in a part of the sacrificial material filling the cavity 110. The contact opening 190 is opened down to part of the coating layer 150. The contact opening 190 can be fabricated using well known technologies such as photolithography and etch. As an example, photoresist can be spun onto the wafer 105; the photoresist could be exposed through a photomask having the appropriate pattern; the photoresist could be subsequently developed to appropriately pattern the photoresist; part of the exposed sacrificial material 710 of the cavity 110 could be etched to appropriately create the contact opening 190; and then the remaining photoresist could be removed. If the sacrificial material 710 is a phosphorous silica glass material, it can be removed by a timed etch with hydrofluoric acid.

In another representative embodiment, the material for the contact 180 is deposited, patterned, and etched prior to deposition of the phosphorous silica glass sacrificial layer 710. Then the phosphorous silica glass sacrificial layer 710 is then deposited and the chemical-mechanical polishing process is performed.

In still another representative embodiment, The material for the contact 180 could be deposited first followed by deposition of the phosphorous silica glass sacrificial layer 710 and chemical-mechanical polishing of the phosphorous silica glass sacrificial layer 710. Then the contact 180 is patterned and etched. The material for the contact 180 layer could be an etch stop for the chemical-mechanical polishing process. Alternatively, an etch stop layer could be added on top of the contact 180 layer. In some embodiments, the material for the contact 180 could be the same material as that of the coating layer 150. In still other representative embodiments, the contact 180 could be formed by a lift-off process.

FIG. 13 is a drawing of another stage in the fabrication of the resonator 100 of FIG. 3. In FIG. 13, the structure is shown in a side view and is fabricated using semiconductor processing compatible procedures. In this example, the bottom electrode 120 is created above the sacrificial material in the cavity 110, and the contact 180 is created such that it contacts the coating layer 150 through the contact opening 190. For this representative embodiment, the grounding contact 180 is a conductive material. The bottom electrode 120 and the grounding contact 180 can be fabricated using well known technologies such as deposition, photolithography, and etch. As an example, a layer of molybdenum could be deposited onto the wafer 105 and over the sacrificial material 710 in the cavity 110 followed by the spinning of photoresist onto the wafer 105; the photoresist could be exposed through a photomask having the appropriate pattern; the photoresist could be subsequently developed to appropriately pattern the photoresist; the exposed material of the bottom electrode 120 and of the grounding contact 180 could be etched to appropriately pattern the bottom electrode 120 and the grounding contact 180; and then the remaining photoresist could be removed.

FIG. 14 is a drawing of yet another stage in the fabrication of the resonator 100 of FIG. 3. In FIG. 14, the structure is shown in a side view and is fabricated using semiconductor processing compatible procedures. In this example, the piezoelectric layer 140 is created above the bottom electrode 120. The piezoelectric layer 140 can be fabricated using well known technologies such as deposition, photolithography, and etch. As an example, a layer of aluminum nitride could be deposited onto the wafer 105 and over the bottom electrode 120 followed by the spinning of photoresist onto the wafer 105; the photoresist could be exposed through a photomask having the appropriate pattern; the photoresist could be subsequently developed to appropriately pattern the photoresist; the exposed material of the piezoelectric layer 140 could be etched to appropriately pattern the piezoelectric layer 140; and then the remaining photoresist could be removed.

FIG. 15 is a drawing of still another stage in the fabrication of the resonator 100 of FIG. 3. In FIG. 15, the structure is shown in a side view and is fabricated using semiconductor processing compatible procedures. In this example, the top electrode 130 is created above the piezoelectric layer 140. The top electrode 130 can be fabricated using well known technologies such as deposition, photolithography, and etch. As an example a layer of molybdenum could be deposited onto the wafer 105 and over the piezoelectric layer 140 followed by the spinning of photoresist onto the wafer 105; the photoresist could be exposed through a photomask having the appropriate pattern; the photoresist could be subsequently developed to appropriately pattern the photoresist; the exposed material of the top electrode 130 could be etched to appropriately pattern the top electrode 130; and then the remaining photoresist could be removed.

The sacrificial material 710 previously deposed in the cavity 110 is then removed to result in the resonator 100 shown in FIG. 3. Should the sacrificial material 710 be a glass, hydrofluoric acid can be used to etch it from the cavity 110.

FIG. 16 is a flow chart of a method 1600 for fabricating the resonator 100 of FIG. 2. In block 1605, the cavity 110 is created in the substrate 105. The cavity 110 can be fabricated using well known technologies such as photolithography and etch. As an example, photoresist could be spun onto the wafer 105; the photoresist could be exposed through a photomask having the appropriate pattern; the photoresist could be subsequently developed to appropriately pattern the photoresist; the silicon substrate could be etched using the patterned photoresist as a mask to appropriately pattern the cavity 110; and then the remaining photoresist could be removed from the wafer 105. Block 1605 then transfers control to block 1610.

In block 1610, the cavity 110 created in block 1605 is coated with the coating layer 150. The coating layer 150 can be added using well known technologies such as chemical vapor deposition or sputtering, photolithography, and etch. As an example, in a representative embodiment, a layer of a dielectric material, such as silicon dioxide or silicon nitride, or a conductive or semiconductor material, such as aluminum nitride, molybdenum, or gold, could be deposited or sputtered onto the wafer 105 and over the cavity 110 followed by the spinning of photoresist onto the wafer 105; the photoresist could be exposed through a photomask having the appropriate pattern; the photoresist could be subsequently developed to appropriately pattern the photoresist; the exposed material of the coating layer 150 could be etched to appropriately pattern the coating layer 150; and then the remaining photoresist could be removed. Alternatively, at this stage the coating layer 150 may remain un-patterned with unneeded portions of the coating layer 150 removed in block 1615. Block 1610 then transfers control to block 1615.

In block 1615, the remaining cavity 110 above the coating layer 150 is filled with a sacrificial material 710. The sacrificial material 710 can be removed later and could be a phosphorous silica glass material comprising approximately 8% phosphorous and approximately 92% silicon dioxide. The cavity 110 can be filled with the sacrificial material 710 using well known technologies such as oxide deposition with subsequent surface polishing and etching to form a smooth surface. As an example, a layer of phosphorous silica glass could be deposited onto the wafer 105 followed by a mechanical polishing and chemical etching of the wafer surface to flatten and smooth the surface leaving the phosphorous silica glass in the remaining cavity 110 above the coating layer 150. As indicated in the discussion of block 1610 unneeded portions of the coating layer 150 (those portions outside the cavity 110) can be removed by the chemical-mechanical polishing process of block 1615. Block 1615 then transfers control to block 1625.

In block 1625, the bottom electrode 120 is created above the sacrificial material 710 in the cavity 110. The bottom electrode 120 can be fabricated using well known technologies such as deposition, photolithography, and etch. As an example, a layer of molybdenum could be deposited onto the wafer 105 and over the sacrificial material 710 in the cavity 110 followed by the spinning of photoresist onto the wafer 105; the photoresist could be exposed through a photomask having the appropriate pattern; the photoresist could be subsequently developed to appropriately pattern the photoresist; the exposed material of the bottom electrode 120 could be etched to appropriately pattern the bottom electrode 120; and then the remaining photoresist could be removed. Block 1625 then transfers control to block 1630.

In block 1630, the dielectric layer 140 is created above the bottom electrode 120. In this example, the piezoelectric layer 140 can be fabricated using well known technologies such as deposition, photolithography, and etch. As an example, a layer of aluminum nitride could be deposited onto the wafer 105 and over the bottom electrode 120 followed by the spinning of photoresist onto the wafer 105; the photoresist could be exposed through a photomask having the appropriate pattern; the photoresist could be subsequently developed to appropriately pattern the photoresist; the exposed material of the piezoelectric layer 140 could be etched to appropriately pattern the piezoelectric layer 140; and then the remaining photoresist could be removed. Block 1630 then transfers control to block 1635.

In block 1635, the top electrode 130 is created above the piezoelectric layer 140. The top electrode 130 can be fabricated using well known technologies such as deposition, photolithography, and etch. As an example a layer of molybdenum could be deposited onto the wafer 105 and over the piezoelectric layer 140 followed by the spinning of photoresist onto the wafer 105; the photoresist could be exposed through a photomask having the appropriate pattern; the photoresist could be subsequently developed to appropriately pattern the photoresist; the exposed material of the top electrode 130 could be etched to appropriately pattern the top electrode 130; and then the remaining photoresist could be removed.

Block 1035 then transfers control to block 1640. In block 1640, the sacrificial material 710 previously deposed in the cavity 110 is removed. Should the sacrificial material 710 be a glass, hydrofluoric acid can be used to etch it from the cavity 110. Block 1640 then terminates the process.

As will be known to one skilled in the art, in other representative embodiments, various changes can be made to the above described processes to effect similar structures to those just described.

FIG. 17 is a flow chart of a method 1700 for fabricating the resonator 100 of FIG. 3. In block 1705, the cavity 110 is created in the substrate 105. The cavity 110 can be fabricated using well known technologies such as photolithography and etch. As an example, photoresist can be spun onto the wafer 105; the photoresist could be exposed through a photomask having the appropriate pattern; the photoresist could be subsequently developed to appropriately pattern the photoresist; the silicon substrate could be etched using the patterned photoresist as a mask to appropriately create the cavity 110; and then the remaining photoresist could be removed from the wafer 105. Block 1705 then transfers control to block 1710.

In block 1710, the cavity 110 created in block 1705 is coated with the coating layer 150. The coating layer 150 can be added using well known technologies such as chemical vapor deposition or sputtering, photolithography, and etch. As an example, in a representative embodiment, a layer of a dielectric material, such as silicon dioxide or silicon nitride, or a conductive or semiconductor material, such as aluminum nitride, molybdenum, or gold, could be deposited or sputtered onto the wafer 105 and over the sacrificial material in the cavity 110 followed by the spinning of photoresist onto the wafer 105; the photoresist could be exposed through a photomask having the appropriate pattern; the photoresist could be subsequently developed to appropriately pattern the photoresist; the exposed material of the coating layer 150 could be etched to appropriately pattern the coating layer 150; and then the remaining photoresist could be removed. Alternatively, at this stage the coating layer 150 may remain un-patterned with unneeded portions of the coating layer 150 removed in block 1715. Block 1710 then transfers control to block 1715.

In block 1715, the remaining cavity 110 above the coating layer 150 is filled with a sacrificial material 710. The sacrificial material 710 can be removed later and could be a phosphorous silica glass material comprising approximately 8% phosphorous and approximately 92% silicon dioxide. The cavity 110 can be filled with the sacrificial material 710 using well known technologies such as oxide deposition with subsequent surface polishing and etching to form a smooth surface. As an example, a layer of phosphorous silica glass could be deposited onto the wafer 105 followed by a mechanical polishing and chemical etching of the wafer surface to flatten and smooth the surface leaving the phosphorous silica glass in the remaining cavity 110 above the coating layer 150. As indicated in the discussion of block 1710 unneeded portions of the coating layer 150 (those portions outside the cavity 110) can be removed by the chemical-mechanical polishing process of block 1715. Block 1715 then transfers control to block 1720.

In block 1720, the contact opening 190 is created through a part of the sacrificial material 710 in the cavity 110. The contact opening 190 can be fabricated using well known technologies such as photolithography and etch. As an example, a layer of photoresist could be spun onto the wafer 105 and over the sacrificial material 710 in the cavity 110; the photoresist could be exposed through a photomask having the appropriate pattern; the photoresist could be subsequently developed to appropriately pattern the photoresist; the exposed sacrificial material 710 in the cavity 110 could be etched down to the coating layer 150; and then the remaining photoresist could be removed. Block 1720 then transfers control to block 1725.

In block 1725, the bottom electrode 120 is created above the sacrificial material 710 in the cavity 110. The bottom electrode 120 can be fabricated using well known technologies such as deposition, photolithography, and etch. As an example, a layer of molybdenum could be deposited onto the wafer 105 and over the sacrificial material 710 in the cavity 110 followed by the spinning of photoresist onto the wafer 105; the photoresist could be exposed through a photomask having the appropriate pattern; the photoresist could be subsequently developed to appropriately pattern the photoresist; the exposed material of the bottom electrode 120 could be etched to appropriately pattern the bottom electrode 120; and then the remaining photoresist could be removed. Block 1725 then transfers control to block 1730. The contact 180 to the coating layer 150 can be formed simultaneously or separately using a separate deposition, pattern, and etch or a pattern, deposition, and lift-off process. In another representative embodiment, the electronic device 100 comprises a grounding contact 180 that is buried and does not make contact with the coating layer 150 through the release hole.

In block 1730, the dielectric layer 140 is created above the bottom electrode 120. In this example, the piezoelectric layer 140 can be fabricated using well known technologies such as deposition, photolithography, and etch. As an example, a layer of aluminum nitride could be deposited onto the wafer 105 and over the bottom electrode 120 followed by the spinning of photoresist onto the wafer 105; the photoresist could be exposed through a photomask having the appropriate pattern; the photoresist could be subsequently developed to appropriately pattern the photoresist; the exposed material of the piezoelectric layer 140 could be etched to appropriately pattern the piezoelectric layer 140; and then the remaining photoresist could be removed. Block 1730 then transfers control to block 1735.

In block 1735, the top electrode 130 is created above the piezoelectric layer 140. The top electrode 130 can be fabricated using well known technologies such as deposition, photolithography, and etch. As an example a layer of molybdenum could be deposited onto the wafer 105 and over the piezoelectric layer 140 followed by the spinning of photoresist onto the wafer 105; the photoresist could be exposed through a photomask having the appropriate pattern; the photoresist could be subsequently developed to appropriately pattern the photoresist; the exposed material of the top electrode 130 could be etched to appropriately pattern the top electrode 130; and then the remaining photoresist could be removed. Block 1035 then transfers control to block 1740.

In block 1740, the sacrificial material 710 previously deposited in the cavity 110 is removed. Should the sacrificial material 710 be a glass, hydrofluoric acid can be used to etch it from the cavity 110. Block 1740 then terminates the process.

As will be known to one skilled in the art, in other representative embodiments, various changes can be made to the above described processes to effect similar structures to those just described. Such changes can include the addition of a passivation layer on the top surface 106 of the wafer 105 which could be, for example, silicon dioxide.

In the representative embodiments of the resonators 100 of FIGS. 1 and 2 the bottom electrode 120, the piezoelectric layer 140, and the top electrode 130 are shown as shortened or truncated over the cavity 110 so that release openings 161 are not covered by these layers which enables making contact to the coating layer 150 and in removing the sacrificial material from the cavity 110. However, it may be necessary to leave only a small part of the upper surface of the sacrificial material 710 as the release opening 161 for the release channel 160 such that a substantial part of the perimeter of the bottom electrode 120 can be supported by the top surface 106 of the substrate 105. Also, interconnections to the bottom electrode 120, the grounding contact 180 if present, and the top electrode 130, as well as various passivation layers are not shown.

In various representative embodiments, the coating layer 150, the grounding contact 180, the bottom electrode 120, and the top electrode 130 may be formed by implanting various materials. In other representative embodiments, a buried metallization may be formed underneath the wafer surface, followed by deposition of an etch stop layer. Contact to these buried metal layers may be made through vias and via metallization.

In various representative embodiments, the bottom electrode 120 may not make good electrical contact with the substrate 105 as indicated in FIGS. 1-2, 9-11, and 13-15 and associated discussions but may instead be separated from the substrate 105 by an insulating layer which could be, for example, a dielectric layer situated between the bottom electrode 120 and the substrate 105. However, in such embodiments, the bottom electrode 120 may still be coupled electrically to the substrate 105 via capacitive coupling or inductive coupling.

As disclosed herein, the effectiveness of conductive, leakage paths between an electronic device 100 and other additional electronic components 300 on a semiconductor substrate 105 or other applicable substrate 105 material can be reduced, mitigated, or eliminated by depositing a selected material that reduces the electrical conduction characteristics in the vicinity of the surface of the cavity 10. The electronic device 100 could be one of a number of devices including radio-frequency devices and film bulk acoustic resonators.

The representative embodiments, which have been described in detail herein, have been presented by way of example and not by way of limitation. It will be understood by those skilled in the art that various changes may be made in the form and details of the described embodiments resulting in equivalent embodiments that remain within the scope of the appended claims.