If this is your first visit, be sure to
check out the FAQ by clicking the
link above. You may have to register
before you can post: click the register link above to proceed. To start viewing messages,
select the forum that you want to visit from the selection below.

Block Mode DMA Capable Memory

First thing I'm not sure do the RQDX3 or UC07 require Memory that is block mode capable or do they learn from the missing assertion of BREF that they should not do block mode DMAs?

Also I did not find to much information about block mode DMA, the only real information I found was in a Micronote that explains the handshaking. It is clear the memory then needs some sort of autoincrement for the memory address. But how much of the memory address must be incremented? In one sentence it is mentioned that a block mode DMA must not cross a 16 word boundary, which then let me think that only address bits A1..A4 are autoincremented on the memory and the remark regarding 16 word boundary let me assume that the carry is ignored or in other words something like a 4-bit binary counter with preset would do the job. Is this correct and does someone have more information regarding block mode DMA?

First thing I'm not sure do the RQDX3 or UC07 require Memory that is block mode capable or do they learn from the missing assertion of BREF that they should not do block mode DMAs?

If both devices (memory and controller) do not support block mode, then regular DMA is used. They do look for BREF, so systems with a mix of both regular and block memory can take advantage of it for the latter.

Also I did not find to much information about block mode DMA, the only real information I found was in a Micronote that explains the handshaking. It is clear the memory then needs some sort of autoincrement for the memory address. But how much of the memory address must be incremented? In one sentence it is mentioned that a block mode DMA must not cross a 16 word boundary, which then let me think that only address bits A1..A4 are autoincremented on the memory and the remark regarding 16 word boundary let me assume that the carry is ignored or in other words something like a 4-bit binary counter with preset would do the job. Is this correct and does someone have more information regarding block mode DMA?

The manual EK-MSV1Q-UG-002_MSV11Q has similiar content to the Micronotes. If the transfer ties to cross a 16 word boundary, then the block mode ends (see page 57). I suspect this is the method used avoid hogging the bus and/or minimizes the parts count.

If you can find a copy of MP01931 it might answer your other questions.