Digital-to-time converters are one of the main building blocks in time-domain signal processing. The jitter-power product is analysed and shown to scale up linearly as the full-scale delay range in current-mode logic implementations, and quadratically in CMOS logic. It is also shown that CMOS converters outperforms current-mode ones only when their output range is lower than about 1.4 times the clock period.