We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!

Spartan-3E (PQ208, XC3S500E) on two-layer PCB?

Hello,

I am designing a FPGA-based signal processing unit with ADCs and DACs (about 1MSPS sampling rate, max. 32MHz to 50 MHz SPI data clock rate). The system will be clocked by a 50MHz oscillator (internally increased to 150MHz by a DCM). The first prototype was designed as extension to the Spartan-3E Starter-Kit, now I am designing the complete system. Unfortunately I have to use the PQ208 package as we are not able to solder BGA-packages. The PCB only has two copper-layers (top/bottom) where the bottom layer will be mainly used as groundplane.

Now I have got some questions:

Is it possible to use the PQ208-package on a two-layer PCB?

Where should I place the decoupling capacitors? Currently I am planing to use a 1nF and a 47nF ceramic cap for each supply pin (as in the Spartan-3E Starter-Board), a 470nF ceramic cap as well as a 10uF tantal cap for each VCCO-bank, VCCINT and VCCAUX. When I place the caps (especially the 1nF/47nF) directly at the supply pins on the top layer (where the FPGA is), I am blocking the access to I/O-pins. But when I place them on the bottom side and use two vias and traces for connection to the FPGA this increases the inductance.

Do you have a recommendation how I should route power supply?

Are there any important things I should consider under these circumstances?

Re: Spartan-3E (PQ208, XC3S500E) on two-layer PCB?

My guess is that you can get away with 2 layers if your bottom layer is not too broken up, and your bypassing is good. But with only 2 layers it is hard to get a ground plane that's not like swiss cheese.

We did a 3E-500 PQ208 design using a 4 layer board, with a 0.1uF ceramic cap per power pin a couple of years ago and it worked well. Put caps close to the pins, use heavier traces for power. One big cap like at least 10uF low ESR somewhere on board for each voltage. Just basic good layout practice.

I found that the 1.2V core generated a fair amount of hash, so bypass that well and keep it away from your analog side. One thing I found really effective for decoupling is small ferrite beads. We used Steward MI1206K601R-10 which are 1206 case size.

We just did a design with a 3A-700 in FT256 BGA package - the BGAs are not that bad and there are many board houses now that will solder and xray them for you, even small quantities ... you can put on the rest of the parts yourself. The ball spacing is 1mm which gives you enough room to run a trace between.

Re: Spartan-3E (PQ208, XC3S500E) on two-layer PCB?

Dear Jimbrady

can you or someone else explain how to select the beads to use for the FPGA VCCINT/ VCCAUX/MGTAVCC/VCCO or other critical supplies and the suitable impedance and DC resistance for them. I have not seen Beads on the FPGA supplies , can you please refer to some design. but i have seen beads of 600 ohm or 220 ohm impedance in some boards on other supplies(other than those mentioned above).

Please start a new thread

Suggest you begin a new thread to discuss your board design, a subject which is entirely unrelated to this thread.

-- Bob Elkind

SIGNATURE:README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369

Summary:1. Read the manual or user guide. Have you read the manual? Can you find the manual?2. Search the forums (and search the web) for similar topics.3. Do not post the same question on multiple forums.4. Do not post a new topic or question on someone else's thread, start a new thread!5. Students: Copying code is not the same as learning to design.6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please).7. You are not charged extra fees for comments in your code.8. I am not paid for forum posts. If I write a good post, then I have been good for nothing.