We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!

The table has the valid settings.Assuming configuration source is correctly programmed, this can test the mode pins

Configuration USB JTAG port

KCU116 Board Interface Test (XTP458)

Configuration SPI Flash

KCU116 Board Interface Test (XTP458)

-- Board Feature Interfaces --

Board DDR4 DIMM

KCU116 Board Interface Test (XTP458)

Also tested with the KCU116 MIG Example Design (XTP461)

Board zSFP Connector

KCU116 GTY IBERT Example Design (XTP459)

Requires additional hardware (see XTP459 and XTP464)

Board Oscillator (MHz, Differential)

KCU116 Board Interface Test (XTP458)

The default BIT examples use the socket clock

Boards RJxx - Ethernet

KCU116 Board Interface Test (XTP458)

Board USB Serial UART

KCU116 Board Interface Test (XTP458)

Board I2C Interface

KCU116 Board Interface Test (XTP458)

Board FMC-HPC Connector

XM105 User Guide (UG537)

Page 29. This is the User Guide for the XM105 Mezzanine Debug Card. This card has DS5, DS6, and DS7, which indicate good power to the board.Debug strategies will vary depending on the specific mezzanine card being used

-- Transceiver Interfaces --

Transceiver RefCLK (Differential)

KCU116 GTY IBERT Example Design (XTP459)

This is the IBERT Example Design and could be modified to use SMA RefCLK

Transceiver SMA Connectors (Differential)

KCU116 GTY IBERT Example Design (XTP45()

-- User Specified Interfaces --

User SMA CLK Connectors (Differential)

none available

These are completely user-driven I/O.A good test would be loop back, or monitoring differential I/O on a scope.