We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!

Description

General Description:The Virtex-4 DCM and output clocks (CLK0, CLk2x, CLKDV and CLKFX) are not aligned correctly. The rising edges of these outputs should be aligned, but CLKFX starts one input clock cycle early; therefore, the CLKFX edge is not correctly aligned when the locked signal goes High.