The only real limits are:
RF front end/IF section (if any, could be a direct conversion)
FPGA speed
The latter really only comes into play for high datarate/frequency work, so its all in the (hopefully replaceable) front end.