Vendors

Researchers want to give a 25-core open-source processor called Piton some serious bite.

The developers of the chip at Princeton University have in mind a 200,000-core computer crammed with 8,000 64-bit Piton chips.

It won't happen anytime soon, but that's one possible usage scenario for Piton. The chip is designed to be flexible and quickly scalable, and will have to ensure the giant collection of cores are in sync when processing applications in parallel.

Details about Piton were provided at the Hot Chips conference this week. The goal was to design a chip that could be used in large data centers that handle social networking requests, search and cloud services. The response time in social networking and search is tied to the horsepower of servers in data centers.

Many open-source CPUs and architectures are already being designed. A notable architecture under development is RISC-V, which is being used by SiFive to design a new processor. Some open-source processor designs are for fun. For example, Open Core Foundation is trying to provide an open-source design for the SH2 processor, which was in Sega's 1994 Saturn gaming console.

Companies can take the open-source designs, tweak them, and fabricate chips in factories. Alternately, the chip can be simulated by putting the programmable logic on FPGAs (field-programmable gate arrays), which will then mimic the functionality of the multi-core CPU.

It's interesting that the researchers chose SPARC as the architecture of choice for it's design. SPARC is used by Oracle in its high-end servers designed for databases, but the popularity of the architecture is waning. Fujitsu recently said it was booting SPARC in favor of ARM for servers, specifically for the Post-K supercomputer it will deploy in Japan in 2020.

One Piton chip has 25 cores broken up in five lines, a topology widely referred to as a mesh design. Each core operates at 1GHz. Multiple chips in an array can be daisy-chained system through a "bridge" that sits on top of the chip structure. The bridge also links the chip to DRAM and storage.

The mesh design isn't a new idea as it has been used in chips from companies like Tilera, which is now a part of Mellanox. But what's unique about Piton is the distributed cache and unidirectional links that would pull all cores together in a large server. The cores also share memory.

Each core has 64KB of L2 cache, totaling 1.6MB for the chip. A mini-router in each core facilitates fast communication with other cores. Each core also has a floating point unit, mostly for large-scale parallel computing.

The core count in CPUs is climbing -- especially in server and gaming chips -- to provide more computing horsepower. AMD's upcoming Zen-based chips will have up to 32 cores, while Intel's latest Xeon E7 server chips have up to 24 cores.

The Princeton researchers claim Piton to be the largest chip in academia. That claim cannot be based on the number of cores in the chip. A 1,000 core chip called KiloCore has been designed by researchers at the VLSI Computing Lab at University of California, Davis.

But the 460 million transistors could make Piton the largest chip developed by academia in size. It is small though compared to today's beefier server and gaming chips with billions of transistors. The researchers fabricated Piton using IBM's 32-nanometer process.

ARN Distributor Directory

ARN Vendor Directory

Slideshows

​Inside the new HP Customer Welcome Centre in Sydney…

HP unveiled its new Customer Welcome Centre (CWC) in Sydney this week, following on more than a year after the vendor opened the doors of its Experience Centre in Melbourne (MEC). The new space offers on-site HP technicians and visiting channel partners the ability to reconfigure equipment and put together tailored solutions based on the needs of individual end clients or target vertical markets. The centre can also be booked by customers and partners for meetings, events, workshops, seminars, and training. Photos by HP.

Zscaler Australia toasts the channel at Xmas drinks

Zscaler recently hosted its partner update and Christmas drinks event in Australia where more than 20 partners attended the event at the QT hotel in the Sydney. The event provided a forum for the company to update its Australian partners on the company's strategy for cloud security in the year ahead. It was also a great opportunity for the company to introduce Sean Kopelke as country manager for A/NZ. The event ended with Christmas drinks and a celebration of momentum gained in 2016.

IN PICTURES: ​Nutanix X Tours

Nutanix recently held two ‘X Tours’, which brought the company’s flagship event .NEXT to Brisbane and Melbourne. Customers and partners got a firsthand look at the new era of IT and exposure to the potential of the Nutanix Enterprise Cloud platform. Both events featured key speakers both from Nutanix and its partners.

iasset.com is a channel management ecosystem that automates all major aspects of the entire sales, marketing and service process, including data tracking, integrated learning, knowledge management and product lifecycle management.

Copyright 2016 IDG Communications. ABN 14 001 592 650. All rights reserved. Reproduction in whole or in part in any form or medium without express written permission of IDG Communications is prohibited.