ASIC prototyping with FPGA

Today’s ASIC designs have become huge in comparison to the past making the process of verification extremely complicated. FPGAs are getting bigger and bigger in terms of capacity and I/O. Considering design size and sophistication, even modular verification becomes a not-so-trivial task, especially during testing and SoC verification. This article from Chip Design outlines how to prototype ASIC/SoC designs with FPGA.