Two 100% discrete, high-voltage, symmetrical Pure Class A signal amplifiers are utilized per channel. The first operates in a cascaded-cascode FET configuration while the second stage amplifier is fully bipolar. The twin amplifiers share the total available gain requirement. This shared architecture increases the high level headroom capability, improves transient response and doubles the internal bandwidth of the ultra-high performance pure Class A signal amplifiers.