(Cat? OR feline) AND NOT dog?
Cat? W/5 behavior
(Cat? OR feline) AND traits
Cat AND charact*

This guide provides a more detailed description of the syntax that is supported along with examples.

This search box also supports the look-up of an IP.com Digital Signature (also referred to as Fingerprint); enter the 72-, 48-, or 32-character code to retrieve details of the associated file or submission.

Concept Search - What can I type?

For a concept search, you can enter phrases, sentences, or full paragraphs in English. For example, copy and paste the abstract of a patent application or paragraphs from an article.

Concept search eliminates the need for complex Boolean syntax to inform retrieval. Our Semantic Gist engine uses advanced cognitive semantic analysis to extract the meaning of data. This reduces the chances of missing valuable information, that may result from traditional keyword searching.

Output Buffer Control Logic

Publishing Venue

IBM

Related People

Iwasa, H: AUTHOR

Abstract

Disclosed is a logic circuit for controlling IC Driver active timing. When a data bus is open, data bits change from high impedance to high or low data. Such signal changing generates current switching noise, crosstalk and other electrical noise. The logic circuit disclosed herein reduces this kind of noise.

Country

United States

Language

English (United States)

This text was extracted from an ASCII text file.

This is the abbreviated version, containing approximately
54% of the total text.

Output Buffer Control Logic

Disclosed is
a logic circuit for controlling IC Driver
active timing. When a data bus is open,
data bits change from high
impedance to high or low data. Such signal changing generates current
switching noise, crosstalk and other electrical noise. The logic
circuit disclosed herein reduces this kind of noise.

This circuit
controls the driver active timing by using DTRDY
signal 2 which indicates that the internal data is ready, and
consists of Delay elements 5 and 7 which are connected to enable the
inputs of an output buffer (Fig. 2).

Fig. 1 shows
how the DTRDY signal is generated. This is the
case where a host reads data from an I/O device which has the
disclosed circuit. The DTRDY signal is
generated by the state
machine. This state machine comprises 4 states, from S0 to S3.

The idle
state is S0 (1). If the data sent to the host is
ready, the DREQ signal is active. Then the state moves to S1 at the
next clock and the DTRD signal (which reads data from another device)
is active (2).

Here, DTRDY
is checked by the state machine. If the
previous
data does not remain in the circuit, this signal is inactive and the
state changes to S2. Here, the DTRD signal is still active (3). At
the next clock, data is stored in the circuit by DTRD inactive and
the state moves to S3 (4).

The state S3
makes the DTRDY signal active (5). The state moves
to S0 and next to S1 by the clock (6). Here,...