A new dynamic ternary logic and its circuit structures have been developed to achieve the goal of low power dissipation and high operation speed. Based on the selected ternary algebra, a dynamic ternary logic system can be implemented by simple ternary gates (STGs), with positive or negative ternary inverters connected to all the input terminals. An overlapped four-phase clocking scheme is needed,...
View full abstract»

Parallel multiplication schemes for VLSI have traditionally been chosen for their regular layout. Unfortunately, this has meant using algorithms which are not time-optimal. The authors present an 8*8 bit time-optimal multiplier using the Dadda scheme implemented as a seven-stage linear pipeline. The design uses automated layout techniques to avoid the problems associated with the irregularity of t...
View full abstract»

The measured DC characteristics of MOSFET show monotonically increasing smooth curves for given gate-to-source voltage. The authors describe two methods of polynomial approximation to these curves with continuous first order derivative of drain current with respect to drain-to-source voltage, which is often required for convergence in the circuit simulation. The polynomial coefficients, as a funct...
View full abstract»

A backtrack algorithm for the generation of fault location hypotheses in combinational digital circuits is presented. The algorithm uses the results of applied tests and works back from incorrect circuit outputs to generate a list of possible single and/or multiple faults. Suggestions are given for refining the list by selecting probing measurements and by computing the intersection of more than o...
View full abstract»

It is shown that by using an index mapping scheme, the multidimensional discrete Hartley transform can be changed into convolutions that can be calculated very efficiently via the Fermat number transform. Compared with existing algorithms, the number of multiplications is reduced by a factor of 8 to 20, at the expense of a slight increase in the number of shift and add operations, that are assumed...
View full abstract»

Minimum phase FIR filters are known to have certain practical advantages, e.g. minimum group delay, reduced order for given gain specifications, and lower coefficient sensitivity, when compared with the more common linear phase filters. A new adaptive method for designing such filters is presented. The algorithm requires a gain specification in a manner identical to the linear phase case. Conditio...
View full abstract»