On RISC architectures like powerpc, instructions are fixed size.Instruction analysis on such platforms is just a matter of (insn % 4).Pass the vaddr at which the uprobe is to be inserted so thatarch_uprobe_analyze_insn() can flag misaligned registration requests.