We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!

AR# 32429

Description

When I connect to my ILA core using the ChipScope Analyzer, the buses in my core are automatically detected.

Solution

This is an enhanced feature of the Analyzer and should detect all buses in the ILA Core. This can be disabled in the Analyzer by de-selecting the Auto-create Buses check box in the JTAG Configuration dialog.