Maximizing Memory Performance

Performance-IP’s Memory Request Optimizer Pushes Your Design Forward

by Amelia Dalton

Step right up, ladies and gentlemen. We’ve got CPUs, GPUs, audio codecs, video accelerators, bailing wire, and duct tape. This week’s Fish Fry is about how you can get all of your component ducks in a row with a little help from Performance-IP. Gregg Recupero (CTO – Performance-IP) and I discuss the details of Performance IP’s Memory Request Optimizer, how you can boost the performance of your design while reducing latency in your memory subsystem, and how Performance-IP works with the EDA big dogs (rather than competing against them). Keeping with our memory theme, we also take a closer look at groundbreaking research from MIT that could completely change our understanding of how memories are formed in the brain.

Related

At the Linley Fall Processor Conference recently, the keynote on the second day was by Cliff Young of Google titled Codesign in Google TPUs: Inference, Training, Performance, and Scalability . The TPU is Google's Tensor Processing Unit. It is actually a family, since, as...

If you aren't from the packaging world, then chances are likely you might think 'packing' refers to objects being placed in to a box instead of packaging integrated circuits (IC's) on a substrate. Packaging has advanced since it began, and as with many areas i...

People of a certain age, who mindfully lived through the early microcomputer revolution during the first half of the 1970s, know about Bill Godbout. He was that guy who sent out crudely photocopied parts catalogs for all kinds of electronic components, sold from a Quon...