Biography

Paolo Ienne has been a Professor at the EPFL since 2000 and heads the Processor Architecture Laboratory (LAP). Prior to that, he worked for the Semiconductors Group of Siemens AG, Munich, Germany (which later became Infineon Technologies AG) where he was at the head of the Embedded Memories unit in the Design Libraries division. His research interests include various aspects of computer and processor architecture, FPGAs and reconfigurable computing, electronic design automation, and computer arithmetic. Ienne was a recipient of Best Paper Awards at the 20th and at the 24th ACM/SIGDA International Symposia on Field-Programmable Gate Arrays (FPGA), in 2012 and 2016, at the 19th International Conference on Field-Programmable Logic and Applications (FPL), in 2009, at the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES), in 2007, and at the 40th Design Automation Conference (DAC), in 2003; many other papers have been candidates to Best Paper Awards in prestigious venues. He has served as general, programme, and topic chair of renown international conferences, including organizing in Lausanne the 26th International Conference on Field-Programmable Logic and Applications in 2016. He serves on the steering committee of the IEEE Symposium on Computer Arithmetic (ARITH) and of the International Conference on Field-Programmable Logic and Applications (FPL). Ienne has guest edited a number of special issues and special sections on various topics for IEEE and ACM journals. He is regularly member of program committees of international workshops and conferences in the areas of design automation, computer architecture, embedded systems, compilers, FPGAs, and asynchronous design. He has been an associate editor of ACM Transactions on Architecture and Code Optimization (TACO), since 2015, of ACM Computing Surveys (CSUR), since 2014, and of ACM Transactions on Design Automation of Electronic Systems (TODAES) from 2011 to 2016.

Compétences

Publications

Main Publications

Hadi Parandeh-Afshar, Hind Benbihi, David Novo Bruna, and Paolo Ienne
In Proceedings of the 20th ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, Calif., February 2012. Best Paper Award.

Hadi Parandeh-Afshar, Philip Brisk, and Paolo Ienne
In Proceedings of the 19th International Conference on Field-Programmable Logic and Applications, pages 242-49, Prague, August 2009. Best Paper Award

Exploiting fast carry-chains of FPGAs for designing compressor trees

Ajay K. Verma, Philip Brisk, and Paolo Ienne
In Proceedings of the International Conference on Computer Aided Design, San Jose, Calif., November 2009

Ajay K. Verma, Philip Brisk, and Paolo Ienne
In Proceedings of the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems, pages 125-34, Salzburg, September 2007. Best Paper Award