We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!

AR# 56259

AXI DMA v6.03.a - MM2S Control Stream terminates the AXIS prematurely

Description

The MM2S Control Stream terminates the AXIS prematurely. This occurs under certain circumstances of BD chain setup together with throttling on MM2S streaming interfaces. Due to this, you might see unexpected behavior of the system.

For the EDK environment, this is observed when the AXI_DMA is configured in Async mode.

For Vivado tools, this is observed when AXI_DMA is in Sync as well as in Async mode.

This is a known issues answer record for the axi_dma_v6_03_a (XPS), axi_dma_v7_0 (Vivado).

Solution

This is a known issue.

To work around this problem, please follow specific instructions with respect to the environment that you are using.

For EDK environment:

You can do one of two things:

Configure the AXI_DMA in Sync mode; that is, ensure that a single clock drives all the clock pins of the AXI_DMA and parameter C_PRMRY_IS_ACLK_ASYNC is set to 0.

Use the attached pcore when configuring the AXI_DMA in Async mode. Unzip the ar56259_edk.tar.gz and copy the contents to pcores directory of the project. Use this IP in the system.

This bug is not currently planned to be fixed in the EDK release.

For Vivado tools:

Use the attached ar56259_vivado.tar.gz. Unzip the contents into any location and use it as Local Repository. Use this IP in the system.

This issue is currently planned to be fixed in the 2013.3 release of AXI_DMA.