(Cat? OR feline) AND NOT dog?
Cat? W/5 behavior
(Cat? OR feline) AND traits
Cat AND charact*

This guide provides a more detailed description of the syntax that is supported along with examples.

This search box also supports the look-up of an IP.com Digital Signature (also referred to as Fingerprint); enter the 72-, 48-, or 32-character code to retrieve details of the associated file or submission.

Concept Search - What can I type?

For a concept search, you can enter phrases, sentences, or full paragraphs in English. For example, copy and paste the abstract of a patent application or paragraphs from an article.

Concept search eliminates the need for complex Boolean syntax to inform retrieval. Our Semantic Gist engine uses advanced cognitive semantic analysis to extract the meaning of data. This reduces the chances of missing valuable information, that may result from traditional keyword searching.

Publishing Venue

Related People

Abstract

Disclosed is an integrated controller having fine-tuned timings providing optimal operation at several clock frequencies, which may include, for example, memory controller, cache controller, bus interface, and Direct Memory Access (DMA) circuits. Such a controller may be used in various products across a range of frequencies. In the fine-tuning process, memory control signals are generated at intervals delayed from the edges of clock signals by delay lines. In this way control timings can be adjusted for optimization despite known differences in system clock frequencies.

Country

United States

Language

English (United States)

This text was extracted from an ASCII text file.

This is the abbreviated version, containing approximately
52% of the total text.

Integrated Controller with Fine-Tuned Memory Timings

Disclosed is
an integrated controller having fine-tuned timings
providing optimal operation at several clock frequencies, which may
include, for example, memory controller, cache controller, bus
interface, and Direct Memory Access (DMA) circuits. Such a
controller may be used in various products across a range of
frequencies. In the fine-tuning process,
memory control signals are
generated at intervals delayed from the edges of clock signals by
delay lines. In this way control timings
can be adjusted for
optimization despite known differences in system clock frequencies.

If memory
control signals are provided based on the edges of
clock signals, without the application of such delay lines, the
limits placed on the resolution of an integrated controller result in
conditions which waste time with various clock frequencies. For
example, an integrated memory controller may be used in both a 25-MHz
system, having a clock period of 40 ns, and in a 40-MHz system,
having a clock period of 25 ns. If the
memory of such a system
requires a Row Address Select (RAS) precharge time of 55 ns, two
clock pulses (or 80 ns) will be required for RAS precharge in the
25-MHz system, while three clock pulses (or 75 ns) will be required
in the 40-MHz system. Thus, an
additional time of 25 ns is used in
the 25-MHz system, while an additional time of 20 ns is used in the
40-MHz system. This problem is solved by
fine tuning with delay
lines.

In the case
of controlling the memory and bus interface, the
integrated controller provides buffered signals. As shown in Fig.
1, the memory controller portion 10 of integrated controller 12
provides a Row Address Select (RAS) signal and a Column Address
Select (CAS) signal to a memory redrive...