Downloads:

Links:

This event was held during DAC 2012 and featured Synopsys' next-generation hierarchical timing technology, HyperScale. Synopsys' R&D team provided insight into the salient aspects of this technology and key customers shared their experience on qualifying and deploying it into their design flows, resulting in up to 10X faster and smaller full-chip timing analysis runs with the same signoff quality results compared to flat analysis.