We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!

Which AXi registers to write to configure DRP port of MMCM ?

I used MMCM with dynamic reconfiguration enabled and AXI is the user interface. This axi interface connected to Microblaze processor through AXI Interconnect. I got some address range like 0x44A0_0000(64K).

My doubt is which registers of AXI i have to modify in order to change the output frequency.

i have only one clock out(Default 100Mhz).

In XAP888 also not clear about AXI register set.

1) what are AXI (0X44A0_0000 is the base in my case)registers sholud i change to update DRP registers , so that i will get chnage in output(clock_out1) ?