We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!

Solution

To work around this issue, choose any other MCB location setting (MEMC1-MEMC4) toattempt to generate the design.If an error occurs, choose a different location.

After netlist generation has completed successfully, copy and paste the contents of the EDK project implementation/<mpmc_inst>_wrapper/<mpmc_inst>.ucf into the top-level UCF, which is typically named "system.ucf".

Finally, modify the recently copied constraints to reflect the correct location (LOC) constraints for the desired MCB and I/O bank.

This issue is scheduled to be fixed in MPMC v6.01.a, to be released in EDK 12.2.