CS1024-RSA

The CS1024-RSA's synthesizable Verilog RTL uses a 32-bit multiplier and data path, which is the standard configuration. The RTL can be configured to use a 16-bit, 32-bit or 64-bit multiplier and data path.