Recompile the FPGA VI. Because the compilation process non-deterministically maps the FPGA VI to the FPGA, the process does not produce the same results each time you compile an FPGA VI. Therefore, if the FPGA VI did not miss the required clock rate by much, recompiling the FPGA VI might fix the timing violation.