We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!

AR# 57819

Zynq-7000 AP SoC - Can we use common supply voltage rail for VCCINT and VCCPINT? Also, for VCCAUX and VCCPAUX?

Description

For Zynq-7000 AP SoC, can a common supply rail be used for VCCINT and VCCPINT?

For Zynq-7000 AP SoC, can a common supply rail be used for VCCAUX and VCCPAUX?

Solution

The Zynq-7000 family was designed to allow the Processor System (PS) and Programmable Logic (PL) sides of the device to be powered independently. This is outlined in the device data sheets (DS187 and DS191) in the section "PS-PL Power Sequencing". This provides the flexibility of only powering on one side or the other, as needed by the design. However, it is possible to share the VCCINT and VCCPINT power rails, and/or the VCCAUX/VCCPAUX power rails on the PCB design, but doing so will mean that the independent powering flexibility will be lost. To do this, the following requirements will still need to be met:

The "PS Power-On/Off Power Supply Requirements" and "PL Power-On/Off Power Supply Requirements" as described in the data sheets (DS187 and DS191) must be adhered to.

The decoupling capacitors, as listed in the Zynq-7000 All Programmable SoC PCB Design and Pin Planning Guide (UG933) for each rail, will need to be combined. Example: the capacitors listed for VCCINT and VCCPINT (and VCCBRAM if combined) would be combined onto the single 1.0V plane on the board.

The Zynq-7000 PCB Design and Pin Planning Guide v1.6 was updated to reflect this option.