A self aligned method of forming a semiconductor memory array of floating gate memory cells in a semiconductor substrate, along with strap regions interlaced within the array and a peripheral region adjacent the array containing related logic devices. Structure planarization is enhanced by utilizing a pattern of dummy material in the peripheral region. The control gates of the memory cells and the logic gates of the logic devices are formed separately so each can be independently optimized.

Images(21)

Claims(13)

What is claimed is:

1. A method of forming a memory device on a semiconductor substrate that has a memory cell array region for containing an array of memory cells and a peripheral region for containing logic devices, the method comprising the steps of:

forming a plurality of floating gates of a conductive material that are disposed over and insulated from the memory cell array region of the semiconductor substrate;

forming a first insulation material over the floating gates;

forming a first conductive material over the semiconductor substrate having first portions disposed over the first insulation material, second portions each disposed laterally adjacent to and insulated from one of the floating gates, and a third portion disposed over and insulated from a peripheral region of the substrate;

forming a second insulation material over the first conductive material having first, second and third portions disposed over the first conductive layer first, second and third portions respectively;

forming patterned dummy material over the second insulation material third portion;

applying a chemical-mechanical polishing process to remove:

the first portions of the second insulation material and the first conductive material,

the patterned dummy material, and

top portions of the first insulation material, of the first conductive material second

portions and of second insulation material second and third portions, wherein the first insulation material, the first conductive material second portions and the second insulation material second portions are all left with top surface portions that are exposed and substantially co-planar with each other;

forming a plurality of first and second regions in the substrate each having a conductivity type different from that of a portion of the substrate adjacent thereto, wherein each of the second regions is spaced apart from the first regions.

2. The method of claim 1, further comprising the steps of:

forming a protective layer of material over the exposed top surface portions of the first conductive material first portions;

removing any remaining portions of the second conductive material; and

removing any portions of the first conductive material that are not disposed under and protected by the protective layer of material, wherein blocks of the first conductive material are left each disposed laterally adjacent to and insulated from one of the floating gates.

3. The method of claim 2, wherein the formation of the protective layer includes the step of oxidizing the exposed top surface portions of the first conductive material second portions.

4. The method of claim 1, wherein the formation of the first insulation material includes the step of:

oxidizing top surfaces of the floating gates.

5. The method of claim 4, wherein the formation of the first insulation material further includes the step of:

forming a spacer of insulation material over each of the oxidized top surfaces of the floating gates.

6. The method of claim 5, wherein each of the conductive blocks includes:

a lower portion disposed laterally adjacent to and insulated from one of the floating gates, and

an upper portion disposed laterally adjacent to one of the insulation material spacers and partially extending over one of the floating gates.

7. The method of claim 1, wherein the patterned dummy material is formed with an upper surface having a height above the semiconductor substrate substantially equal to that of an upper surface of the second insulation material first portions.

8. The method of claim 7, wherein the formation of the patterned dummy material further includes the steps of:

forming a layer of the dummy material over the second insulation material;

forming a layer of masking material over the second insulation material;

performing a masking process that selectively removes a predetermined pattern of the second insulation material, wherein the remaining dummy material is left disposed over the second insulation material third portion in the predetermined pattern.

9. The method of claim 8, wherein the predetermined pattern is stripes.

10. The method of claim 8, wherein the formation of the dummy material layer includes the steps of:

forming a first layer of material over the second insulation material;

forming a second layer of material over the first layer of material;

wherein the first and second materials are different from each other and together form the dummy material.

11. The method of claim 1, further comprising the steps of:

forming a plurality of blocks of conductive material disposed over and insulated from the peripheral region of the substrate;

forming a plurality of third and fourth regions in the substrate each having a conductivity type different from that of a portion of the substrate adjacent thereto, wherein each of the third regions is spaced apart from one of the fourth regions to define a channel region therebetween, and wherein each of the plurality of blocks of conductive material is disposed over and insulated from one of the channel regions.

12. The method of claim 1, wherein the memory cell array region of the substrate further includes a strap region for containing strap cells, the method further comprising the steps of:

forming a layer of insulation material over the strap region of the substrate; and

forming a plurality of blocks of insulation material over the layer of insulation material;

wherein the formation of the first conductive material further includes forming a fourth portion of the first conductive material over the strap region, and wherein the chemical-mechanical polishing process further includes removing top portions of the plurality of blocks of insulation material and of the first conductive material fourth portion to leave top surface portions thereof exposed and substantially co-planar with each other.

13. The method of claim 12, wherein the chemical-mechanical polishing process further causes the top surface portions of the plurality of blocks of insulation material and of the first conductive material fourth portion to be substantially co-planar with the top surface portions of the first insulation material, with the first conductive material second portions and with the second insulation material third portions.

Description

This application claims the benefit of U.S. Provisional Application No. 60/350,050, filed Nov. 2, 2001, and entitled A Method Integrating A Box-Shaped WL in a Self-Aligned Flash E2Prom Cell Into A CMOS Baseline Process.

TECHNICAL FIELD

The present invention relates to a method of forming an array of semiconductor nonvolatile memory cells on a semiconductor substrate, together with strap regions to make electrical contacts with memory cells, and a peripheral region for containing logic devices relating to the operation of the memory cell array.

BACKGROUND OF THE INVENTION

Non-volatile semiconductor memory cells using a floating gate to store charges thereon and memory arrays of such non-volatile memory cells formed in a semiconductor substrate are well known in the art. Typically, such floating gate memory cells have been of the split gate type, or stacked gate type, or a combination thereof.

One of the problems facing the manufacturability of semiconductor floating gate memory cell arrays has been the alignment of the various components such as source, drain, control gate, and floating gate. As the design rule of integration of semiconductor processing decreases, reducing the smallest lithographic feature, the need for precise alignment becomes more critical. Alignment of various parts also determines the yield of the manufacturing of the semiconductor products.

Self-alignment is well known in the art. Self-alignment refers to the act of processing one or more steps involving one or more materials such that the features are automatically aligned with respect to one another in that step processing. Accordingly, self alignment minimizes the number of masking steps necessary to form memory cell structures, and enhances the ability to scale such structures down to smaller dimensions.

In the manufacture of memory cell arrays, it is also known to form cell elements that extend across the entire array of memory cells. For example, with an array having interlaced columns of isolation and active regions, with a plurality of memory cells in each active region, memory cell elements such as control gates, source regions, drain regions etc. can be formed to continuously extend across an entire row or column of memory cells. In order to ensure an equalized voltage on such elements for all the memory cells in the target row/column, strap regions have been used to provide multiple electrical connections along the length of continuously formed memory cell elements, so that uniform voltages are applied to all the memory cells in the affected row/column.

FIG. 1 illustrates a known strap region design. Strap region 1 is formed along side a memory cell array 2. The memory cell array 2 includes columns of active regions 3 interlaced with columns of isolation regions 4. Rows of memory cell pairs 5 are formed with word lines 6 and source lines 7 extending along the memory cell rows, with each pair of memory cells having two word lines 6 and sharing a single source line 7. (Those of skill in the art will recognize that the term source and drain may be interchanged. Further, the word line is connected to the control gate of the floating gate memory cell. Thus, the term control gate or control gate line may also be used interchangeably with the term word line). Typically, the word line and the source lines are made of polysilicon or polysilicide or salicide material. Thus, pure metal lines are used to strap these lines. Strap cells 8 are formed on the control gates 6 and source lines 7 as they traverse the strap region 1. Electrical contacts 9a and 9b are then formed onto the control gate (word) lines 6 and source lines 7 respectively by metal lines (not shown) traversing in the word line direction positioned above the array shown in FIG. 1 and electrically insulated therefrom for supplying the desired voltages to the various rows of control gates 6 and source lines 7.

Ideally, for larger memory arrays, a plurality of strap regions are interlaced within the memory cell array (e.g. one strap region for every 128 cells in the word line direction). Preferably, the strap regions are formed simultaneously with the process steps used to make the memory cell array.

As device geometries get smaller, it is increasingly difficult to reliably form electrical connections to the strap regions 8. The word lines 6 are very close to the source lines 7, and get even closer with smaller device geometries. As the distance between the control gate lines 6 and source line 7 shrinks, it becomes more difficult to form contacts 9a and 9b properly. For example, just a small shift of one of the control gate line 6 contacts toward an adjacent source line 7 would result in the contact being formed over both a word line 6 and a source line 7, thus shorting the two together. Further, there is simply no room to enlarge and separate the strap cells to increase the tolerance of the contact formation steps.

One or more logic or peripheral regions are also formed on the substrate as the memory cells and strap regions are formed. Peripheral regions are typically formed adjacent to the memory cell array on the same silicon substrate. Logic devices (i.e. MOS FET's, etc.) are formed in these regions to operate the memory cell array or perform logic functions related to the memory cell array. In order to form such logic devices along side the memory cell array, the memory cells, the logic devices and the strap regions are formed using some of the same processing steps. For example, certain elements, such as poly layers for logic devices and memory cells, are often formed with the same processing steps, thus coupling the formation of these elements together. This can make it difficult to optimize elements of the logic devices without adversely affecting elements of the memory cells, and vice versa. Further, relatively simple manufacturing steps used to alter the structure in one region of the overall structure can be complicated by the existence of other structures in other regions. For example, CMP (chemical-mechanical polishing) is a well known technique for planarizing all the elements of a particular structure. However, if there are significant topography height differences between adjacent regions of the structure, a “dishing effect” occurs where the polishing pad of the CMP process actually over-polishes the lower portion(s) of the structure. Therefore, methods of forming non-volatile memory devices have avoided significant topography height differences preceding any CMP process. While it is known to form a pattern of dummy material for CMP processes used to form isolation regions for integrated circuit devices, it is unknown to use dummy material in the formation of the non-volatile memory cell elements such as the wordline.

Thus, there is a need for a manufacturing method that efficiently forms the memory cells, the logic devices and the strap cells using the same processing steps. Further, there is a need to form a logic/peripheral region adjacent the memory cell array where the logic poly gates are not coupled with those in the memory cells.

SUMMARY OF THE INVENTION

The present invention provides an improved memory cell, logic device and strap cell fabrication method that enhances chemical-mechanical planarization and provides for logic devices formed in a decoupled manner.

The present invention is a method of forming a memory device on a semiconductor substrate that has a memory cell array region for containing an array of memory cells and a peripheral region for containing logic devices. The method comprising the steps of forming a plurality of floating gates of a conductive material that are disposed over and insulated from the memory cell array region of the semiconductor substrate, forming a first insulation material over the floating gates, forming a first conductive material over the semiconductor substrate having first portions disposed over the first insulation material, second portions each disposed laterally adjacent to and insulated from one of the floating gates, and a third portion disposed over and insulated from a peripheral region of the substrate, forming a second insulation material over the first conductive material having first, second and third portions disposed over the first conductive layer first, second and third portions respectively, forming patterned dummy material over the second insulation material third portion, applying a chemical-mechanical polishing process to remove the first portions of the second insulation material and the first conductive material, the patterned dummy material, and top portions of the first insulation material, of the first conductive material second portions and of second insulation material second and third portions (where the first insulation material, the first conductive material second portions and the second insulation material second portions are all left with top surface portions that are exposed and substantially co-planar with each other), and forming a plurality of first and second regions in the substrate each having a conductivity type different from that of a portion of the substrate adjacent thereto, wherein each of the second regions is spaced apart from the first regions.

Other objects and features of the present invention will become apparent by a review of the specification, claims and appended figures.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a top view of an array of non volatile memory cells, and a conventional strap region formed adjacent thereto.

FIG. 2A is a top view of a semiconductor substrate used in the first step of the method of present invention to form isolation regions.

FIG. 2B is a cross sectional view of the structure taken along the line 1—1 showing the initial processing steps of the present invention.

FIG. 2C is a top view of the structure showing the next step in the processing of the structure of FIG. 2B, in which isolation regions are formed.

FIG. 2D is a cross sectional view of the structure in FIG. 2C taken along the line 1—1 showing the isolation stripes formed in the structure.

FIG. 2E is a cross sectional view of the structure in FIG. 2C taken along the line 1—1 showing the two types of isolation regions that can be formed in the semiconductor substrate: LOCOS or shallow trench.

FIGS. 3A-3V are cross sectional views taken along the line 2—2 of FIG. 2C showing in sequence the next step(s) in the processing of the structure shown in FIG. 2C, in the formation of a non volatile memory array of floating memory cells of the split gate type.

FIGS. 4A-4V are cross sectional views of the strap regions showing in sequence the next step(s) in the processing of the strap region structure imaged by the line 4B—4B portion of the mask of FIG. 5.

FIG. 5 is a top view of a portion of the mask used to form the first trenches in the active regions and the ‘H’ shaped strap cells in the strap regions.

FIG. 6A is a cross sectional view of the completed strap region structure imaged by the line 6A—6A portion of the mask of FIG. 5.

FIG. 6B is a cross sectional view of the completed strap region structure imaged by the line 6B—6B portion of the mask of FIG. 5.

FIG. 6C is a cross sectional view of the completed strap region structure along the line 6C—6C of FIG. 7.

FIG. 7 is a top plan view of the strap cells and adjacent memory cell arrays of the present invention.

FIG. 8 is a top plan view of a WL strap cell and SL strap cell structure of the strap region of the present invention.

FIG. 9A is a top view of a first alternate embodiment of the mask, which is used to form the first trenches in the active regions and the ‘S’ shaped strap cell in the strap regions.

FIG. 9B is a cross sectional view of the ‘S’ shaped strap region structure along line 9B—9B in FIG. 9C.

FIG. 9C is a top view of the ‘S’ shaped strap cell structure.

FIG. 10A is a top view of a second alternate embodiment of the mask, which is used to form the first trenches in the active regions and the ‘$’ shaped strap cell in the strap regions.

FIG. 11A is a top view of a third alternate embodiment of the mask, which is used to form the first trenches in the active regions and the ‘I’ shaped strap cell in the strap regions.

FIG. 11B is a cross sectional view of the ‘I’ shaped strap region structure, along line 11B—11B in FIG. 11C.

FIG. 11C is a top view of the ‘I’ shaped strap cell structure.

FIG. 12A is a top view of a fourth alternate embodiment of the mask, which is used to form the first trenches in the active regions and the ‘S’ shaped strap cell in the strap regions.

FIG. 12B is a cross sectional view of the ‘S’ shaped strap region structure, along line 12B—12B in FIG. 12C.

FIG. 12C is a top view of the ‘S’ shaped strap cell structure.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention is a method of manufacturing an array of non-volatile memory cells, together with strap cells in a strap cell region and logic devices in a peripheral region. Present invention is also an improved method of CMP manufacturing used in the formation of non-volatile memory devices. The strap cells are formed using the same processing steps that are used to form the array of memory cells. The strap cell regions containing the strap cells are interlaced among an array of non-volatile memory cells having word lines and source lines that extend across rows of memory cells. Co-pending patent application Ser. No. 09/917,023, filed on Jul. 26, 2001, which is commonly assigned to the assignee of the present invention, and whose disclosure is hereby incorporated by reference herein, discloses a self aligned method of forming a split gate non-volatile memory cell array. In the preferred embodiment, the strap cell regions of the present invention will be disclosed in the context of forming such a split gate non-volatile memory cell array, although it should be apparent that the present invention can also be practiced with other types of array of memory cells, in which the array is traversed by a row of source (or drain) line and parallel thereto a row of word line. Logic devices formed in a logic/peripheral region adjacent to the memory cell array are formed in a decoupled manner so that the poly elements of the logic devices and the memory cells can be separately optimized, and in a manner that enhances planarization of the partially formed memory cell structure.

Isolation Region Formation

Referring to FIG. 2A there is shown a top plan view of a semiconductor substrate 10 (or a semiconductor well), which is preferably of P type and is well known in the art. A first layer of insulation material 12, such as silicon dioxide (oxide), is deposited thereon as shown in FIG. 2B. The first insulation layer 12 is formed on the substrate 10 by well known techniques such as oxidation or deposition (e.g. chemical vapor deposition or CVD), forming a layer of oxide preferably 80 Å thick. A first layer of polysilicon 14 (hereinafter “poly”) is deposited on top of the first layer of insulation material 12 (e.g. 700 to 800 Å thick). The deposition and formation of the first polysilicon layer 14 on the first insulation layer 12 can be made by a well known process such as Low Pressure CVD or LPCVD. A silicon nitride layer 18 (hereinafter “nitride”) is deposited over the polysilicon layer 14, preferably by CVD (e.g. 1000 Å thick). This nitride layer 18 is used to define the active regions during isolation formation. Of course, all of the forgoing described parameters and the parameters described hereinafter, depend upon the design rules and the process technology generation. What is described herein is for the 0.18 micron process. However, it will be understood by those skilled in the art that the present invention is not limited to any specific process technology generation, nor to any specific value in any of the process parameters described hereinafter.

Once the first insulation layer 12, the first polysilicon layer 14, and the silicon nitride 18 have been formed, suitable photo-resistant material 19 is applied on the silicon nitride layer 18 and a masking step is performed to selectively remove the photo-resistant material from certain regions (stripes 16). Where the photo-resist material 19 is removed, the silicon nitride 18, the polysilicon 14 and the underlying insulation material 12 are etched away in stripes 16 formed in the Y or column direction, as shown in FIG. 2C, using standard etching techniques (i.e. anisotropic etch processes). The distance W between adjacent stripes 16 can be as small as the smallest lithographic feature of the process used. Where the photo resist 19 is not removed, the silicon nitride 18, the first polysilicon region 14 and the underlying insulation region 12 are maintained. The resulting structure is illustrated in FIG. 2D, with active regions 17 interlaced with isolation regions 16. As will be described, there are two embodiments in the formation of the isolation regions: LOCOS and STI. In the STI embodiment, the etching continues into the substrate 10 to a predetermined depth.

The structure is further processed to remove the remaining photo resist 19. Then, an isolation material 20a or 20b, such as silicon dioxide, is formed in the regions or “grooves” 16. The nitride layer 18 is then selectively removed to form the structure shown in FIG. 2E. The isolation can be formed via the well known LOCOS process resulting in the local field oxide 20a (e.g. by oxidizing the exposed substrate), or it can be formed via a shallow trench process (STI) resulting in silicon-dioxide being formed in the region 20b (e.g. by depositing an oxide layer, followed by a Chemical-Mechanical-Polishing or CMP etch). It should be noted that during the LOCOS formation, a spacer may be necessary to protect the side walls of poly layer 14 during the formation of the local field oxide.

The remaining first polysilicon layer 14 and the underlying first insulation material 12 form the active regions. Thus, at this point, the substrate 10 has alternating stripes of active regions and isolation regions with the isolation regions being formed of either LOCOS insulation material 20a or shallow trench insulation material 20b. Although FIG. 2E shows the formation of both a LOCOS region 20a and a shallow trench region 20b, only one of the LOCOS process (20a) or the shallow trench process (20b) will be used. In the preferred embodiment, the shallow trench 20b will be formed. Shallow trench 20b is preferable because it can be more precisely formed at smaller design rules.

The structure in FIG. 2E represents a self aligned structure, which is more compact than a structure formed by a non self-aligned method. A non self-aligned method of forming the structure shown in FIG. 2E, which is well known and is conventional, is as follows. Regions of isolation 20 are first formed in the substrate 10. This can be done by depositing a layer of silicon nitride on the substrate 10, depositing photo-resist, patterning the silicon nitride using a first masking step to expose selective portions of the substrate 10, and then oxidizing the exposed substrate 10 using either the LOCOS process or the STI process where silicon trench formation and trench fill are involved. Thereafter, the silicon nitride is removed, and a first layer of silicon dioxide 12 (to form the gate oxide) is deposited over the substrate 10. A first layer of polysilicon 14 is deposited over the gate oxide 12. The first layer of polysilicon 14 is then patterned using a second masking step and selective portions removed. Thus, the polysilicon 14 is not self aligned with the regions of isolation 20, and a second masking step is required. Further, the additional masking step requires that the dimensions of the polysilicon 14 have an alignment tolerance with respect to the regions of isolation 20. It should be noted that the non self-aligned method does not utilize nitride layer 18.

In the above processing steps, one or more isolation regions are designated as strap regions 24, in which strap cells for the word lines and source lines will be formed. Again, as used herein, the term source line is meant to include drain line as well. The width of the strap regions 24 is preferably wider than the width of the isolation regions 16 to accommodate the formation of the strap cells therein. Thus, the resulting structure includes sets of interlaced columns of active and isolation regions, with columns of strap regions 24 interlaced between the sets of active/isolation regions. In the preferred embodiment, a strap region column is formed between every set of 128 or 256 active and isolation regions 17/16.

Memory Array Formation

With the structure shown in FIG. 2E made using either the self aligned method or the non self-aligned method, the structure is further processed as follows. FIGS. 3A to 3S show the cross section of the active region structure 17 from a view orthogonal to that of FIGS. 2B and 2E, and FIGS. 4A to 4S show the cross section of the strap region structure 24 from the same orthogonal view, as the next steps in the process of the present invention are performed concurrently on both regions. It should be appreciated that while only a single active region 17 and single 24 strap region are shown, the processing steps illustrated below form an array of such regions.

An insulation layer 22 is first formed on the structure. Specifically, a nitride layer 22 is deposited across the entire surface of the structure (e.g. 3000 Å thick). The resulting active if region structure is shown in FIG. 3A, and the resulting strap region structure is shown in FIG. 4A.

A masking operation is performed on both the active/isolation regions 17/16 and the strap region 24, by first applying photo-resist 23 on top of the nitride layer 22. A masking step is applied to the structure using a mask 30, as illustrated in FIG. 5. Mask 30 is formed of an opaque masking material (such as metal) that contains a patterned aperture 31 for defining masking regions on the structure from which material is to be removed. Mask 30 includes a first mask region 32 (for defining the word line (WL) strap cells), a second mask region 33 (for defining the source line (SL) strap cells), and a third mask region 34 (for forming the memory cell array). The mask 30 shown in FIG. 5 is used to define a single strap region row and single row of memory cells. Thus, a mask having an array of geometries 30 is used to define the memory cell array including the strap regions of the present invention.

The mask regions 34 include single linear apertures for defining parallel stripe masking regions over the active and isolation regions 17/16, which extend in the X or the row direction. The distance between adjacent stripes can be a size determined by the needs of the device to be fabricated. After mask regions 34 are imaged onto the active regions 17 (shown in FIG. 3A), the photo resist 23 in the exposed masking regions is removed (i.e. stripes in the row direction), leaving rows of the nitride layer 22 exposed. The exposed nitride layer portions are removed using a nitride anisotropic etch process until the poly layer 14 is observed, which acts as an etch stop. The portions of layers 12, 14 and 22 still underneath the remaining photo resist 23 are unaffected by this etch process. It will become evident from the following description that the process of the present invention creates columns of multiple pairs of mirror memory cells. For each such pair of memory cells, this nitride etch process results in the formation of a single first trench 26 that extends down to polysilicon layer 14, as shown in FIG. 3B.

The mask regions 32 each include a single linear aperture into which a pair of L shaped members 35 protrude. Members 35 extend out from opposing sides of aperture 31, and bend toward each other, to form an ‘H’ shaped aperture (the shape in the form of the letter ‘H’ can be seen by rotating FIG. 5 by 90 degrees). Mask regions 32 are used to define WL strap cells in the strap regions 24 that are each aligned to one of the rows of memory cells in the array. The mask regions 32 are imaged onto the strap regions 24, where an ‘H’ shaped trench pattern is formed in each row of the strap regions 24 by the nitride anisotropic etch step. FIG. 4B illustrates the cross section view of the strap regions 24 after the nitride etch step, that are imaged by the line 4B—4B portion of the ‘H’ shaped mask pattern of FIG. 5. The two parallel portions of the ‘H’ shaped pattern result in the formation of a pair of trenches 40 in the strap regions 24, as shown in FIG. 4B.

The mask regions 33 each include a single linear aperture for forming the SL strap cells in the strap regions 24. Each SL strap cell is aligned to one of the rows of memory cells in the array. The mask regions 33 are each imaged down onto the structure between one of the ‘H’ shaped trench patterns and one of the rows of memory cells, as later described and illustrated.

The residual photo-resist 23 is removed from the structure, which is followed by an optional oxidation process. For the active region 17, this oxidation process oxidizes the exposed portions of poly layer 14 inside of trenches 26 to form a lens shaped oxide layer 42 over poly layer 14 (see FIG. 3C). While not shown, an optional poly etch process can be performed before the formation of layer 42. This optional customized anisotropic poly etch process etches away a portion of the top surface of poly layer 14, but leaves a taper shape in that top surface in the area next to the remaining nitride layer 22. Oxide spacers 44 are then formed inside trenches 26. The formation of spacers is well known in the art, and includes depositing a material over the contour of a structure (as shown in FIG. 3C), followed by an anisotropic etch process (e.g. RIE), whereby the material is removed from horizontal surfaces of the structure, while the material remains largely intact on vertically oriented surfaces of the structure. To form oxide spacers 44, a thick layer of oxide is deposited over the structure, followed by an anisotropic oxide etch, which removes the deposited oxide except for spacers 44 inside trenches 26. This oxide etch step also removes the center portion of oxide layer 42 from each of the trenches 26. The oxide etch step uses the nitride layer 22 as the etch stop. The resulting structure in the active region 17 is shown in FIG. 3D.

For the strap region 24, the oxidation process used to form oxide layer 42 in the active region 17 has no effect. The oxide deposition and etch steps used to form spacers 44 in the active region end up filling trenches 40 in the strap region 24 with oxide to form oxide blocks 46. Specifically, the oxide deposition completely fills trenches 40 (see FIG. 4C) and the oxide etch removes the oxide outside of trenches 40 (see FIG. 4D). Trenches 40 are filled solid with oxide instead of with oxide spacers along their sidewalls so long as trenches 40 have a sufficiently narrow width W′. For example, in many applications, if the width W′ of each trench 40 is no greater than approximately twice the thickness T of the deposited oxide, then the trenches 40 will be filled with oxide to form oxide blocks 46. In general, for the preferred embodiment, the width of the trenches in the trench pattern formed by imaging patterned aperture onto the strap region 24 only needs to be narrow enough to ensure that the trench pattern is filled with oxide by the oxide deposition/etch steps.

An anisotropic poly etch process is then performed on the structure. For the active region 17, this etch removes portions of the poly layer 14 that are exposed between the opposing insulation spacers 44 at the bottom of trenches 26. The oxide layer 12 acts as an etch stop. This poly etch has no effect on the strap region. A thin oxide etch is then performed, which removes the exposed portions of thin oxide layer 12 between spacers 44 at the bottom of trenches 26 to expose substrate 10. The use of spacers 44 allows the formation of trenches 26 having a width at the poly layer 14 that is less than the width of the masking step used to initially define the tops of trenches 26. The resulting active region structure is illustrated in FIG. 3E. The oxide etch removes a negligible amount of the oxide blocks 46 in strap region 24, as shown in FIG. 4E.

An oxidation step is then performed, where in the active region 17, the sides of polysilicon layer 14 and the substrate surface that are exposed inside trenches 26 are oxidized to form oxide side walls 48 on the sides of poly layer 14 and to reform oxide layer 12 over the substrate 10 exposed inside trenches 26. Suitable ion implantation is then made across the entire surface of the structure. Where the ions have sufficient energy to penetrate the oxide layer 12 in trenches 26, they then form a first region (i.e. source region) 50 in the substrate 10. In all other regions, the ions are absorbed by the existing structure, where they have no effect. Insulation (e.g. oxide) spacers 52 are then formed inside trenches 26 by depositing a layer of oxide, followed by an anisotropic oxide etch, which removes the deposited oxide except for spacers 52. This oxide etch step also removes the center portion of oxide layer 12 from each of the trenches 26 to re-expose the substrate 10. The resulting active region structure is shown in FIG. 3F. The above described oxidation, ion implantation, and oxide deposition/etch steps have no appreciable net effect on the strap region structure 24, as shown in FIG. 4F.

A poly deposition step is then performed, leaving a thick layer 54 of polysilicon over the active region 17 and strap region 24, as shown in FIGS. 3G and 4G, respectively. A poly planarization step follows (preferably CMP), which etches the poly layer 54 down to nitride layer 22, leaving poly blocks 56 in trenches 26 (in the active region 17). The poly block 56 also extend along trenches 26 over the isolation region 16. A poly etch-back step follows to recess the top portion of poly blocks 56 below the tops of nitride layer 22, to remove any excess polysilicon outside of trenches 26 (and any polysilicon remaining in the strap region 24). The polysilicon is properly doped either through an in-situ method or by conventional implantation. An oxide layer 58 is then formed by oxidizing the top portions of poly blocks 56, which has no effect on strap region 24. The resulting active region structure is shown in FIG. 3H, and the resulting strap region structure is shown in FIG. 4H.

A nitride etch is then performed to remove nitride layer 22 from the active region 17, isolation region 16, and the strap region 24, as shown in FIGS. 31 and 41. The removal of nitride layer 22 from strap region 24 also results in the formation of a trench 47 between oxide blocks 46 having a width W″. An anisotropic poly etch follows to remove the portion of poly layer 14 not covered by oxide spacers 44 and oxide layer 58 in the active region 17 (FIG. 3J). The poly etch has no effect on the strap region 24 (FIG. 4J). The nitride and poly etch steps effectively create second trenches 60, one on either side of the mirror pair of memory cells in the active region 17, as well as upwardly projecting sharp edges 62 on side edges of poly layer 14. A controlled isotropic oxide etch is then performed, to remove exposed portions of oxide layer 12, and to remove a small portion of spacers 44 directly over the sharp edges 62. This oxide etch has a negligible effect on the strap region 24. The resulting structures are shown in FIGS. 3J and 4J.

The next step is an oxidation process, which forms an oxide layer 64 on the exposed ends of poly layer 14 (strap region 24 unaffected). Oxide layer 64 joins with oxide layer 42 in forming an insulation layer that is disposed laterally adjacent to and over the polysilicon layer 14. The sharp edges 62 and the thickness of the insulation layer formed by oxide layers 64/42, permit Fowler-Nordheim tunneling of charges therethrough. The oxidation process also re-forms oxide layer 12 over the exposed portions of the substrate 10. The deposition of a thick poly layer 66 over the active region and strap region structures follows, as illustrated in FIGS. 3K and 4K. Trench 47 is filled solid with poly 66 so long as the width W″ is sufficiently small. For example, if the width W″ is no greater than approximately twice the thickness T′ of the deposited poly layer 66, then the trench 47 will be entirely filled by poly 66.

While not shown in the above figures, at least one peripheral region 130 of the substrate 10 is disposed adjacent to the memory cell array. Logic devices, such as low or high voltage MOS FET's, are formed in the peripheral region that relate to the operation of the memory cell array. As shown starting with FIG. 3L, the peripheral region 130 is preferably separated from one of the active regions 17 by an isolation region 132 (such as STI isolation as described above) formed in the substrate 10. Poly layer 66 formed over the active region 17 extends over the peripheral region 130. FIG. 4L illustrates the same strap region 24 as shown in FIG. 4K.

A relatively thick (˜1500 Å) nitride layer 134 is formed over poly layer 66, followed by a relatively thin (˜500 Å) amorphous silicon (e.g. poly) layer 136 formed over the nitride layer 134, followed by a relatively thick (˜1000 Å) nitride layer 138 formed over the poly layer 136, as shown in FIGS. 3M and 4M. A masking step is then performed, where photo resist is formed over the structure, and then removed except for shaped pattern portions of the photo resist in the peripheral region 130 (e.g. rectangles, stripes, or any other shape). A nitride (anisotropic) etch process is then performed to remove the exposed portions of nitride layer 138 (using poly layer 136 as an etch stop). A poly (anisotropic) etch process follows to remove the exposed portions of poly layer 136 (using nitride layer 134 as an etch stop). The resulting structure is shown in FIGS. 3N and 4N. The poly layer 136 and nitride layer 138 remaining in the peripheral region 130 constitute a patterned layer of dummy materials that better enables CMP planarization that is discussed next. To minimize any dishing effects, the height of the top surface of nitride layer 138 is preferably substantially the same as the height of nitride layer 134 portion disposed over the oxide spacers 44. The pattern shown in FIG. 3N appears striped shaped, but any pattern shape that reduces the amount of dummy material in the peripheral region 130 during the CMP planarization can be used. The pattern used in the preferred embodiment is a plurality of rectangles or squares, resembling a waffle pattern.

After the photo resist 140 is removed, the entire structure is then planarized preferably employing a chemical-mechanical polishing (CMP) process that preferably uses oxide layer 58 as a polishing stopper (a time-mode based CMP process could instead be used where oxide layer 58 is polished away, and is re-formed back again in the oxidation process discussed below). As shown in FIG. 30, the oxide spacers 44, poly layer 66 and nitride layer 134 in the active, isolation and peripheral regions 17/16/130 are polished down so that they have exposed top surfaces that are substantially co-planar with oxide layer 58, leaving nitride layer 134 covering poly layer 66 in the peripheral region 130 and partially covering poly layer 66 in active and isolation regions 17/16. As shown in FIG. 4O, the oxide blocks 46, poly layer 66 and nitride layer 134 are polished down with top surface substantially co-planar with each other in the strap region 24, resulting in poly block 72 disposed between oxide blocks 46, and nitride layer 134 partially covering poly layer 66 on either side of the oxide blocks 46. The use of the patterned dummy material (poly layer 136 and nitride layer 138) in the peripheral region 130 enhances the CMP process because it reduces the amount of material that needs to be polished away from the peripheral region, while preventing any dishing effect that would cause the CMP polishing pad to over polish the materials in the peripheral region 130.

A nitride layer 148 is formed over the active, peripheral and strap regions 17/130/24. A masking step is used to protect active and strap regions 17/24 while a nitride etch is used to remove nitride layer 148 from the peripheral region 130 only (as shown in FIGS. 3Q and 4Q). Once the masking material is removed, a well region 150 is formed in the peripheral region 130 of substrate 10 by masking the structure except for the peripheral region 130, and performing suitable ion implantation through oxide layer 12 (i.e. well implant, punch through implant and Vt implant) to form one or more well regions 150 as shown in FIG. 3Q. The well region 150 is N type, for P-channel MOSFET transistors. Similar masking steps can be performed to form other types of wells (e.g. P type) for N-channel MOSFET transistors through conventional IC practice that well known in the art.

After the masking material is removed, an oxide etch is used to remove the exposed portion of oxide layer 12 from the peripheral region 130 (using the substrate 10 as an etch stop). A gate oxide layer 152 is then formed on the exposed surface of the substrate 10 using a thermal oxide process, with a thickness that is appropriate for the voltage requirements of the logic devices formed in the peripheral region 130. A layer of polysilicon is next deposited over the structure, following by photo resist 154 formed over the polysilicon layer. A masking step is then used to remove the photo resist 154 except for locations under which transistor (logic) gates are to be formed in the peripheral region 130. A dry poly etch process is then used to remove the deposited poly layer except for residual poly spacers 156 adjacent vertical portions of nitride layer 148, and poly blocks 158 underneath the remaining portions of photo resist 154. Residual poly spacers 156 should be removed to prevent electrical shorts in the device, and poly blocks 158 form the logic (transistor) gates of the logic devices formed in the peripheral region 130. The resulting structures are shown in FIGS. 3R and 4R.

The remaining photo resist 154 is removed. New photo resist 160 is formed over the structure. A masking step is used to remove the photo resist 160 except for over the peripheral region 130. A poly etch process is then used to remove any polysilicon residue, including residual poly spacers 156, and the result is shown in FIGS. 3S and 4S. Oxide and poly etches may be performed to clean oxide on the wordline and disconnect the top and bottom of the wordlines in the termination area at the end of the memory cell pair row (not shown). After photo resist 160 is removed, a nitride etch process is performed to remove nitride layer 148, as illustrated in FIGS. 3T and 4T. A thermal oxidation step follows to form an oxide layer 162 on any exposed portions of poly blocks 144/158/146, which encapsulates these poly blocks. The resulting structures are shown in FIGS. 3U and 4U.

The active region 17 (or memory array region in general) is then masked with photo resist while ion implantation is used to form source and drain regions (third and fourth regions) 122/124 in the well region 136 in a similar manner as the first region 50 was formed, as shown in FIG. 3V. Nitride is then deposited over the structures, followed by an anisotropic nitride etch (such as RIE dry etch) to remove all the deposited nitride except for spacers 164 formed against vertical portions of oxide layer 162 (adjacent poly blocks 144 in the active region 17, isolation region 16, poly blocks 158 in the peripheral region 130, and poly blocks 146 in the strap region 24). The PFETs in the peripheral region 130 are then masked with photo resist while ion implantation (e.g. N+ region formed by arsenic implant) is then used to form the second regions (i.e. drain regions) 78 in the active region substrate 10, as shown in FIG. 3V. The first and second regions 50/78 have a conductivity type (e.g. N type) that is different from that of the substrate 10. Likewise, third and fourth regions 122/124 have a conductivity type (e.g. P type) that is different from that of the well region 150. These ion implantations have no effect on the strap region 24.

A thin anisotropic oxide etch is performed to remove exposed portions of oxide layers 12 and 152 over the substrate 10 in the active and peripheral regions 17/130. This oxide etch also removes the oxide layers 142/58 disposed over poly blocks 144/56/146/72, as well as portions of oxide layer 162 that are disposed over poly blocks 158. A metal deposition step is then performed, to deposit a metal (e.g. tungsten, cobalt, titanium, nickel, platinum, or molybdenum) over the active, peripheral and strap region structures. The structures are then annealed, permitting the hot metal to flow and to seep into the exposed top portions of the substrate 10 to form a conductive layer of metalized silicon 80 (silicide) on the substrate next to side wall spacers 164. Metalized silicon region 80 can be called self aligned silicide (i.e. salicide), because it is self aligned to the second regions 78 and to third/fourth regions 122/124 by spacers 164. The hot metal also forms a conductive layer of metalized polysilicon 82 (polycide) on the exposed top portions of poly blocks 144 (in active region 17), poly blocks 56 (in active region 17), poly blocks 158 (in peripheral region 130), poly blocks 146 (in strap region 24) and poly blocks 72 (in strap region 24). The rest of the metal deposited on the remaining structure is removed by a metal etch process.

Passivation, such as BPSG 84, is used to cover the structures. A masking step is performed to define etching areas over the second regions 78 (in active region 17) and the poly block 72 (in strap region 24). The BPSG 84 is selectively etched in the etching areas to create contact openings that are ideally centered over the second regions 78 and poly block 72. The contact openings are then filled with conductor metal contacts 86 and 102 by metal deposition and planarizing etch-back. The salicide and polycide layers 80/82 enhance conduction between the conductors 86/102 and the second regions 78 or poly block 72. In each of the active regions 17, a bit line 88 is added by metal masking over the BPSG 84 to connect together the contacts 86 in the active regions. In the strap region, strap jumper 90 is added by metal masking over the BPSG 84 to connect to contact 102. Contacts (not shown) are also formed through BPSG 84 to connect with logic devices 166.

A metal source line strap 112 and a pair of metal word line straps 114 and 116 are formed over, and extend parallel to, each row of memory cells preferably by a similar metal masking process used to form bit lines 88. In the strap region 24, a metal via 118 is formed to connect the strap jumper 90 with the appropriate strap 112/114/116. The metal via 118 shown in FIG. 4V connects the strap jumper 90 with the word line strap 116. Metal straps 112/114/116, jumpers 90 and metal via's 118 are surrounded by an appropriate insulation material 120, such as oxide. The final active region memory cell structure is illustrated in FIG. 3V, and the final strap region structure is illustrated in FIG. 4V.

As shown in FIG. 3V, first and second regions 50/78 form the source and drain for each memory cell (those skilled in the art know that source and drain can be switched during operation). A channel region 92 for each cell is the portion of the substrate that is in-between the source and drain 50/78. Poly blocks 144 constitute the control gates, and poly layer 14 constitutes the floating gate for the memory cells. The control gates 144 have a lower first portion 144a that is disposed laterally adjacent the floating gate 14 (insulated therefrom by oxide layer 64), and an upper second portion 144b that protrudes over the sharp edge 62 of floating gate 14. Floating gate 14 is disposed over part of the channel region 92, is partially overlapped at one end by the control gate 144, and partially overlaps the first region 50 with its other end. The process of the present invention forms pairs of memory cells that mirror each other, where each pair of memory cells shares a single source region 50. The non-volatile memory cells are of the split gate type having floating gate to control gate tunneling all as described in U.S. Pat. No. 5,572,054, whose disclosure is incorporated herein by reference with regard to the operation of such a non-volatile memory cell and an array formed thereby.

Also shown in FIG. 3V are logic devices 166 formed in the peripheral region 130. The logic devices 166 include poly gates 158 disposed over the well region 150 and insulated therefrom by the gate oxide layer 152. The poly gates 158 selectively activate (i.e. turn on) channel regions 93 of well region 150 of the substrate 10 disposed between third and fourth regions 122/124. While the logic devices tend to be low voltages devices (e.g. ˜3V), the logic devices 166 formed by the above described method can include or be replaced by the formation of low or high voltage MOS FET devices, where the thickness of the oxide layer 152 and the implantation depth and concentration of the third and fourth regions 122/124 dictate the breakdown voltage of the logic or MOS FET devices.

The foregoing method and memory cell array formed thereby have several advantages. First, the masking step used to form the dummy pattern of poly layer 136 and nitride layer 138 in the peripheral region 130 as illustrated in FIG. 3N better enables CMP planarization that is used to form the structure in 30. If the dummy pattern is not formed, the poly layer 136 and nitride layer 138 are solid, layers of material in the peripheral region 130 that make CMP planarization difficult. Second, the control gates 144 have a vertically oriented back wall to more easily form spacers 164. The self-aligned oxide layers 142 covering only part of the poly layer 66, combined with an anisotropic poly etch, make it possible to form the vertically oriented back walls of control gates 144 without having to worry about over etching. Thus, the poly etch that forms these vertical back walls can be used to extensively clean the structure of residual polysilicon (including poly stringers) without compromising the final structure. Third, the logic device gate poly's 158 (and logic gate oxide layer 152) are formed separately from memory cell control gate poly's 144 (and poly gate oxide layer 12) so that their respective thicknesses are decoupled and can be optimized separately. Finally, the memory structure of the present invention is formed by using a relatively low number of masking steps.

Strap Regions

FIG. 4V is the final cross sectional view of one portion of the ‘H’ shaped trench pattern formed strap region 24 (corresponding to line 4B—4B of the mask 30 in FIG. 5). FIGS. 6A, 6B and 6C illustrate cross sections of other portions of the trench pattern formed in strap region 24, corresponding to lines 6A—6A, 6B—6B and 6C—6C, respectively, of mask 30 in FIG. 5, and as shown in FIG. 7. These figures illustrate, given the proper dimensions of mask 30, that conductive polysilicon is generally formed on those strap region portions imaged within the opaque portions of mask region 32, and silicon dioxide is generally formed on those strap region portions imaged under the transparent aperture portions of mask region 32.

Thus, the final layout of the structure is illustrated in FIG. 7. Columns of strap regions 24 are interlaced with columns of memory cell arrays 98, where the memory cell arrays 98 include columns of active regions 17 interlaced with columns of isolation regions 16. Each row in each strap region 24 includes a WL strap cell 28 disposed between a pair of SL strap cells 29, all aligned with one of the memory cell rows. The active regions 17 immediately adjacent to the WL strap cells 28 are actually dummy regions that do not contain any active memory cells, but rather are part of the strap region 24 and used to form the SL strap cells 29.

The control gates 144 for each row of memory cells are continuously formed as a single word line 69 that connects together all the control gates 144 in that row of memory cells. Each of the word lines 69 pass through the strap regions 24. An ‘L’ shaped contact lead 100 (corresponding to one of the ‘L’ shaped members 35 of mask 30) extends from each of the word lines 69 toward the center of the WL strap cell 28, and terminates with the electrical contact 102 formed thereon. Each of the word line straps 114/116 extend parallel to one of the word lines 69, with intermittent electrical contact therebetween in the strap regions 24 by metal contacts 102, metal jumpers 90 and metal via's 118 (see FIG. 4V). The metal word line straps 114/116 ensure that an even voltage is applied along the entire length of each of the word lines 69.

The poly blocks 56 (disposed over source regions 50) for each row of memory cells pairs are continuously formed as a single source line 57 that connects together all the poly blocks 56 (and source regions 50 connected thereto) in that row of memory cell pairs. Each of the source lines 57 terminate in the SL strap cells 29, and do not pass through the strap regions 24. Instead, each source line 57 terminates with an electrical contact 104 formed near the center of the SL strap cell 29 in a similar manner as the bit line contacts 86, as shown in FIG. 7. The metal source line straps 112 connect together the contacts 104 in the strap cells 29 through metal via 118 and metal strap jumper 90 (see FIG. 6C). In the preferred embodiment, the metal source line straps 112 each extend parallel to source lines 57, with contact to the underlying source line 57 by contacts 104 in strap cells 29. Alternately, source line straps 112 could simply extend from one SL strap cell 29, over or around the WL strap cell 28, to the other SL strap cell 29 in the same strap region 24. In any event, word line straps 114/116, source line straps 112, and bit lines 88 are all metal conduit that are three-dimensionally configured (lateral spacing and height above the memory cell array) in and above the BPSG so as to not interfere with each other, yet each connect between with the appropriate voltage source and strap regions with minimal space requirements.

FIG. 8 illustrates various dimensions of the strap region 24 that can be optimized to best form electrical contacts 102 and 104 without shorting the word lines 69 to each other, or to the source line 57. W1 to W7 (and L1 to L6) are ideally set so any inadvertent horizontal (and/or vertical) shifts of any of the strap region elements would not result in an improperly formed contact or an inadvertent short. However, certain dimensions must be small enough to prevent the formation of the source line 57 in the strap region 24. For example, for many applications, the dimensions between conductive elements (e.g. L1, L3, W2) should be no greater than approximately twice the thickness T of the insulation layer deposited to form the insulation therebetween. Thus, the deposited insulation is not removed by subsequent etch steps to prevent the formation of conductive material in these regions.

With the present invention, additional room is made within the strap regions 24 because the source lines 57 do not traverse therethrough. This additional room allows the strap cells 28 and contacts formed therewith to be formed within the “effective width” of the memory cell row, and even along the row centerlines, as opposed to extending out toward adjacent memory cell rows as shown in FIG. 1. The “effective width” of a memory cell row is the distance (in the Y direction) taken up by the conductive memory cell components (e.g. floating gate, source line, control gate or control line, etc.) formed above the substrate. Thus, for the mirror cells illustrated in the figures, the “effective width” of each row is the distance between the two word lines 69 in each row of memory cells (distances L4, L5 and L6) plus the widths of the two word lines 69 themselves. This is important because the word line electrical contacts 9a in FIG. 1 had to be formed outside of the effective width of the corresponding row of memory cells. As a result, the scaling down of the memory cell array along the “Y” direction was consequently prohibited because extra (wasted) space between memory cell rows was necessary to leave room for these electrical contacts. The present invention removes this constraint by allowing strap cells 28 to be formed within the effective width of the memory cell row, and in some embodiments even within the distance between pairs of word lines in each row, to form rows of memory cells in the array that are closer together (in the Y direction). Further, for any given size strap cell region 24, the extra room allows contacts 102 to be formed further apart to reduce the risk of shorting word or source lines together. Finally, the extra room within the strap regions 24 allows them, and the memory cell array as whole, to be safely scaled down in size in both the X (row) and Y (column) directions.

It should be noted that by following the same concepts as demonstration above, other configurations of mask 30 can be used to form strap regions 24 according to the present invention. For example, FIGS. 9A, 10A, 11A and 12A are alternate embodiments of mask 30, where the patterned aperture 31 resembles an ‘S’ shape (FIG. 9A), a ‘$’ shape (FIG. 10A), an ‘I’ shape (FIG. 11A), or a modified ‘S’ shape (FIG. 12A).

The ‘$’ shaped mask 30 of FIG. 9A includes a pair of tab members 106 that extend out from opposing sides of aperture 31 to form an ‘S’ shaped aperture. The cross-section of the resulting structure imaged under the tab members 106 is illustrated in FIG. 9B, and the resulting layout of the final structure is illustrated in FIG. 9C.

The ‘$’ shaped mask 30 of FIG. 10A is similar to that shown in FIG. 9A, but further includes opposing tab members 108a and 108b that extend out from opposing sides of aperture 31 to form a ‘$’ shaped aperture 31. The cross-sections of the resulting structure imaged under the tab members 106 and under tab members 108a/b are illustrated in FIGS. 10B and 10C respectively, and the resulting layout of the final structure is illustrated in FIG. 10D.

The ‘I’ shaped mask 30 of FIG. 11A includes a pair of directly opposing tab members 110 that extend out from opposing sides of aperture 31 to form an ‘I’ shaped aperture 31. The cross-section of the resulting structure imaged under the tab members 110 is illustrated in FIG. 11B, and the resulting layout of the final structure is illustrated in FIG. 11C.

The modified ‘S’ shaped mask 30 of FIG. 12A includes a pair of ‘L’ shaped tab members 106 that are similar to the ‘L’ shaped tabs 35 shown in FIG. 5. The tabs 106 extend out from opposing sides of aperture 31, and then extend away from each other, to form an ‘S’ shaped aperture. The cross-section of the resulting structure imaged under the tab members 106 is illustrated in FIG. 12B, and the resulting layout of the final structure is illustrated in FIG. 12C.

Each of the masks shown in FIGS. 9A, 10A, 11A or 12A result in a strap region 24 which is not traversed by the source line 57, and provides locations for forming the word line and source line contacts 102/104 that are sufficiently spaced apart from each other and from other strap region elements.

It is to be understood that the present invention is not limited to the embodiments described above and illustrated herein, but encompasses any and all variations falling within the scope of the appended claims. For example, although the foregoing method describes the use of appropriately doped polysilicon as the conductive material used to form the memory cells and conductive word/source lines, it should be clear to those having ordinary skill in the art that any appropriate conductive material can be used. Therefore, as used in the claims, the term “conductive material” encompasses all such conductive materials (e.g. polysilicon, polysilicide, salicide, etc). In addition, any appropriate insulator can be used in place of silicon dioxide or silicon nitride. Moreover, any appropriate material whose etch property differs from silicon dioxide (or any insulator) and from polysilicon (or any conductor) can be used in place of silicon nitride. Further, as is apparent from the claims, not all method steps need be performed in the exact order illustrated or presented in the claims, but rather in any order that allows the proper formation of the memory cell of the present invention. Moreover, the masks shown and described herein are used in a positive masking step processes, where the material under the photo resist exposed to light via the patterned mask aperture 31 is eventually removed. However, negative photo resist processes are known and usable with the present invention, where the material under the photo resist not exposed to light via the patterned mask aperture is eventually removed. With such negative photo resist processes, the masks are reversed, where the opaque mask material replaces the transparent apertures, and vice versa. The word and source lines need not have a continuous width or shape, need not be straight, and need not be formed as spacers, but rather can have any size and shape that effectively connects to each memory cell or memory cell pair in the appropriate memory cell row. Source and drain regions, and/or source and bit lines, can be swapped. It should be understood that while the figures show the substrate uniformly doped, it is well known that any and/or all of the regions formed therein (source, drain, channel region, well region 150, etc.) can be formed in one or more well regions (of differently doped silicon). Finally, the strap cell method and design of the present invention is applicable to any type or design of memory cell array having lines of polysilicon extending along and connected to rows or columns of memory cells.

Fabrication of conductive lines interconnecting first conductive gates in nonvolatile memories having second conductive gates provided by conductive gate lines, wherein the adjacent conductive gate lines for the adjacent columns are spaced from each other, and non-volatile memory structures

Fabrication of conductive lines interconnecting first conductive gates in nonvolatile memories having second conductive gates provided by conductive gate lines, wherein the adjacent conductive gate lines for the adjacent columns are spaced from each other, and non-volatile memory structures

Fabrication of conductive lines interconnecting first conductive gates in nonvolatile memories having second conductive gates provided by conductive gate lines, wherein the adjacent conductive gate lines for the adjacent columns are spaced from each other, and non-volatile memory structures

Fabrication of conductive lines interconnecting first conductive gates in nonvolatile memories having second conductive gates provided by conductive gate lines, wherein the adjacent conductive gate lines for the adjacent columns are spaced from each other, and non-volatile memory structures