Can you wrap your brain around the concept of an FPGA containing sufficient programmable fabric to represent the equivalent of 50 million ASIC gates? I knwo I'm struggling with it -- and this number doesn't include and hard IP cores like the transceivers and block RAMs.