The 'Pure RTL' forms have one list of assignments for each clock domain.
The order of statements is unimportant in a list.
A list without a clock domain is for combinational logic (continuous assignments).