The biennial mini-symposium “Parallel computing with FPGAs” brings together research on applications and tools fostering the use of field programmable gate arrays. Key aspects are the efficiency, programmability, scalability and portability of high-level synthesis languages and tools. In particular this year's contributions present productivity and programmability results of using HLS languages OpenCL, OmpSs, MATLAB/Octave, OpenSPL and Vivado HLS. The current state and future challenges of HLS within the FPGA landscape is covered in a special keynote on bridging the gap between software and hardware designers.