The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.

A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.

Share

Freescale Speeds SoC Implementation Time by 7X with Cadence Innovus Implementation System

SAN JOSE, Calif., 10 Mar 2015

Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Freescale® Semiconductor has achieved a 7X gain in turnaround time with Cadence® Innovus™ Implementation System over its previous production environment while maintaining its quality of results. The gains were achieved on multiple ~3M-instance 28-nanometer (nm) designs for networking applications, which will help the embedded processing solutions company significantly boost engineering productivity and accelerate time to market.

Freescale leveraged the Innovus Implementation System full-flow multi-objective technology that enables concurrent electrical and physical optimization, to avoid local optima while achieving excellent quality of results and comparable improvements in power, performance and area (PPA). The Innovus Implementation System is equipped with core algorithms that have been enhanced with pervasive multi-threading throughout the full flow, which provided Freescale with significant speedup on industry-standard hardware with 8 to 16 CPUs.

"We've tested the full Innovus Implementation System flow on some of our most congestion-challenged 28nm networking IP blocks and have achieved excellent results while seeing significant throughput improvements,"said Fares Bagh, vice president, hardware and architecture engineering in Freescale's Digital Networking Group. "The new Cadence solution has enabled us to resolve our most difficult timing requirements, and we anticipate that our deployment will allow us to grow our IP block sizes and accelerate SoC-level design closure."

"By achieving a 7X turnaround time gain, Freescale can deliver networking application designs to market faster and gain a leg up on the competition," said Dr. Anirudh Devgan, senior vice president of the Digital and Signoff Group at Cadence. "The new advanced placement and optimization capabilities in the Innovus Implementation System enabled Freescale Semiconductor to readily hit their challenging design targets while also gaining a significant runtime advantage."

About CadenceCadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.