The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.

A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.

Share

PCB Design Forums

RE: How to bring a telesis netlist into PCB Editor

Started by mcatramb91 on 2 Feb 2013 4:01 AM. Topic has 4 replies and 10611 views.
Last post on 20 Feb 2013 4:32 AM by BillZ.

It is required to have devices files for each type of component in your design in order to load a 3rd Party netlist. Most schematic packages that can generate a Telesis netlist can also generate the required device files as part of the netlist export process. Check the output folder where the Telesis netlist was saved and you may find a bunch of devices files (*.txt). These device files will need to be in the same folder as the Allegro database or in a subfolder called devices so they are seen during the import process in Allegro.

It is really a lot to explain so I would recommend checking out the “Preparing Device Files” section of the "Allegro User Guide: Defining and Developing Libraries" in the Cadence documentation to give you a good idea how it all works. You can also access a PDF version of this user guide by browsing to it in Windows Explorer by entering %CDSROOT%\doc\algrolibdev

I can't speak for the other front end schematic packages but I know that DxDesigner (Viewdraw) has the ability to export a Telesis Netlist with matching Device Files which can then be loaded into Allegro. It has been a while since I managed the licenses for DxDesigner but from what I remember there was a minimum charge for the PCB Interfaces license in order to export a 3rd party netlist from the schematic.

This is correct. DxDesigner(Viewdraw) does have an ability to export Telesis netlist. However, the price for this interface was raised significantly and it is several thousand dollars now. PADS Powerlogic or Altium Designer don't have a way to export to Telesis.

This is why Elgris developed the solution to export Telesis netlist from several schematic front-ends.

OrCAD Capture can generate a telesis netlist. When you make a package symbol you can generate a generic device file in PCB designer. These 2 in combination will allow you to import Allegro. You can also export device files from a completed board. Since Capture and HDL are intergrated with Allegro these files are generally not used much anymore. As Mike noted there is detailed information in the PCB Editor user guide.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.