HiI've just started trying the arcade cores, starting with the ones that can be used on a CRT TV:

- Packman RGB Test #1 works great for me, only the screen does not fit, but it's normal because the game has vertical orientation- Packman RGB Test #2 does not work, it does not show any image, only a black screen- Galaga works fine too, the screen is not rotated but the controls can be- Phoenix: this one works but there are graphical glitches. I'm using the version in the repository, maybe it's an old one?

I'll try the rest with VGA output, but I think they all should work ok

I'd like to ask a couple questions:

1) Are there plans to give 15KHz support for the rest arcade cores?2) Can the screen rotations be added as an option in the OSD? I don't really mind to play whitout rotations, but if it can be added as an option, it should be good, I think3) Can the arcade cores be done in "MAME way"? I mean, instead of make one core for every single game, it's possible to make a core for a PCB and then load the roms of the game? This could be "open a door" for make a core for a system PCB and add all the variants of the games for that PCB (something similar to the way MAME does)

I'm pretty new in the MiST world, but the things I've tried are great, so thanks for the cores and keep up with the good work

1. Sometimes, for now working on Real Hardware2. Possible but still not for me3. yes, but the Most Arcade Machines using different Hardware and this Hardware will be Implemented in FPGA. Mame is a Emulator.

Ok Thanks for the >feedback, reboot the port completely new in RGB mode and add Scandoubler later from the MIST side, but do not have much time at the time. Updates will follow much more slowly in the future. These Arcade cores are very complex because I remove the framework (Pace) at the same time

Nice progress, already well-playable version!Video lost compatibility with my LE40B650, despite my BenQ still identifies it as 1280x1024@60Hz.I had to take photos with my camera, sorry for the motion blur!

You do not have the required permissions to view the files attached to this post.

@ DAR I would like to give you a DE10 Nano + SDRAM Board, which should help us all to bring all your ARCADE Cores to the MISTER Project. I lack the Time and the Skills and the Project could still need someone good. Contact me for the Details via PM

Gehstock wrote:@ DAR I would like to give you a DE10 Nano + SDRAM Board, which should help us all to bring all your ARCADE Cores to the MISTER Project. I lack the Time and the Skills and the Project could still need someone good. Contact me for the Details via PM

Thank you for the nice offer. Let me have a more precise look to MiSTer architecture before deciding to develop directly for that target. Because I have not much time to spend on that hobby it will takes me some time. I intend to choose an already existing MiSTer core and look at it for some detail. Maybe can you tell me which core will be the right choice. Remember that I use VHDL. I already have some questions : during development is it possible to program the core without reloading HPS side (without writing the rbf to the SD card)?

Darfpga wrote:Thank you for the nice offer. Let me have a more precise look to MiSTer architecture before deciding to develop directly for that target. Because I have not much time to spend on that hobby it will takes me some time. I intend to choose an already existing MiSTer core and look at it for some detail. Maybe can you tell me which core will be the right choice. Remember that I use VHDL. I already have some questions : during development is it possible to program the core without reloading HPS side (without writing the rbf to the SD card)?

Core can be uploaded either from OSD menu, or through USB blaster. Is it what you've asked?HPS side is reloading by itself when you upload the SOF file through USB blaster, so you don't need to worry about it.By original Altera design, FPGA should be loaded only once at boot stage and never change till power off. So, the hybrid system is not tuned for FPGA reloading while working and i found that if i upload SOF through USB blaster, there is a great chance the HPS side will hang if it's not rebooted ASAP. So, there is a watchdog on HPS side which automatically reboots the HPS if USB loading is detected. It can be disabled by modifying the MiSTer code, but the linux side may become unstable (may be ok for debug purpose).

If core is loaded through OSD menu then only MiSTer binary is reloaded to make sure nothing left from previous core.