The paper presents high-level modelling and formal analysis and
verification on an FPGA-based multigigabit network monitoring system
called Scampi. Uppaal was applied in this work to establish some
correctness and throughput results on a model intentionally built using
patterns reusable in other similar projects. Some initial experiments
with parametric analysis using TReX were performed too.