iW-RainboW-G23S

RZ/G1C Single Board Computer

Rs0.00

Overview

iWave’s RZ/G1C SBC is based on Renesas power efficient Dual/Solo core ARM Cortex A7 CPU cores operating @1GHz speed. This board can be used for quick prototyping of various applications targeted by the RZ/G1C processor. With the 85mm x 56mm size, the kit is highly packed with all the necessary on-board connectors to validate the RZ/G1C CPU features.

Mouse over the image for zoom

More Views

Highlights

Specification

Documents

Ordering Info

Buy Now

Power efficient Dual/Solo Cortex A7 CPU @ 1GHz

PowerVR SGX531 3D Graphics core

HD hardware Encode/decode

Ultra Compact 85mmx56mm

High performance Cost effective solution

-20 to +85°C Operation

CPU

Renesas’ RZ/G1C Dual/Solo ARM Cortex™-A7 MPCore™ cores @ 1GHz

Memory

DDR3 SDRAM – 512 MB (Expandable Up to 2GB)

SPI Flash - 2MB (Expandable)

eMMC Flash - 8GB (Expandable)

Micro SD Connector

Communication Features

100/1000Mbps Ethernet through RJ45 MagJack 1

USB2.0 Host x 2 Ports through Dual Stack TypeA Connector

USB2.0 OTG as Device x 1 Port through MicroB Connector

Video Features

HDMI x 1 Port through HDMI connector

CVBS Video Input through RCA Jack 2

CVBS Video Output through RCA Jack/Header (Optional) 2

Other Features

JTAG Header

SPI Flash Programming Header

Reset Switch

RTC Controller with Coin cell Battery (Optional)

Expansion Connector1 (40 Pin) Interfaces 3

Data UART (without CTS & RTS) x 1

SPI x1

I2C x 2

GPIOs (17nos)

Expansion Connector2 (40 Pin) Interfaces

LVDS x 1

CAN x 1

I2S Audio Interface (SSI) x 2

DATA UART (with CTS & RTS) x 2

DATA UART (without CTS & RTS) x 1

I2C x 1

PWM x 1

Expansion Connector3 (20 Pin) Interfaces

Debug UART

Data UART (without CTS & RTS)/I2C x 1

Parallel Camera (VIN0 – 8bit) x 1 Port 1

PWM x 1

Power Input: 5V, 2A

Power Input Lockable Header (Optional)

Form Factor: 85mmx 56mm

Temperature: -20 to +85° C

OS: Linux 3.10.31

REACH & RoHS Compliant

CE, FCC Certified4

Notes:

1 In RZ/G1C CPU, EtherAVB collision detection signal and VIN0 clock signal is multiplexed in same pin and so EtherAVB collision detection is not supported by default.

2 RZ/G1C CPU supports one CVBS Video IN and one CVBS Video Out port. By default CVBS Video IN port is supported on RZ/G1C SBC. To support CVBS Video Out port, contact iWave.