Top brands

KIT-V850E/PG2-IE
User's Manual (Rev.1.01)
RealTimeEvaluator
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
Software Version Up
* The latest RTE for Win32 (Rte4win32) can be down-loaded from following URL.
http://www.midas.co.jp/products/download/english/program/rte4win_32.htm
Notice
* The copyright associated with KIT-V850E/PG2-IE (including software and manual) are proprietary to
Midas Lab. Co., Ltd.
* This software and manual are protected under applicable copyright laws, and may not be copied,
redistributed, or modified in whole or in part, in any way without explicit prior written permission from Midas
Lab. Co., Ltd.
* While this product was manufactured with all possible care, Midas Lab. Co., Ltd. does not guarantee that
this product is free from any problem.
* Midas Lab. Co., Ltd. and its distributor assume no responsibility whatsoever for any result of using this
product.
* The contents and specifications of this software and this manual are subject to change without notice.
Trademarks
* MS-Windows, Windows, MS, and MS-DOS are the trademarks of Microsoft Corporation, U.S.A.
* The names of the programs, systems, CPUs, and other products that appear in this document are usually
trademarks of the manufacturer of the corresponding product.
1
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
REVISION HISTORY
Rev.1.01
Mar., 09, 2006
1st edition
2
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
CONTENTS
1. OVERVIEW.............................................................................................................................................. 4
2. HARDWARE SPECIFICATIONS ............................................................................................................. 5
Emulation................................................................................................................................................. 5
3. INSTALLATION PROCEDURE ............................................................................................................... 7
4. SETTING SWITCHES ............................................................................................................................. 8
SW1......................................................................................................................................................... 8
SW2......................................................................................................................................................... 8
5. CONNECTING THIS PRODUCT TO THE USER SYSTEM .................................................................... 9
Mounting the NQPACK............................................................................................................................ 9
Turning the power on............................................................................................................................... 9
Turning the power off............................................................................................................................... 9
8. RTE FOR WIN32 ................................................................................................................................... 10
Invoking ChkRTE2.exe .......................................................................................................................... 10
9. PRECAUTIONS ..................................................................................................................................... 12
Precautions for connecting the user system .......................................................................................... 12
Handling the pod ................................................................................................................................... 12
Initializing the ASID register................................................................................................................... 12
Adjusting supports ................................................................................................................................. 12
Caution related to the delay time ........................................................................................................... 12
HALT instruction .................................................................................................................................... 12
Breakpoints............................................................................................................................................ 13
Measuring the execution time................................................................................................................ 13
NQPACK set consumables.................................................................................................................... 13
Other information................................................................................................................................... 13
APPENDIX A. PACKAGE DRAWING OF THE POD SECTION ............................................................... 14
APPENDIX B. USER INTERFACE CIRCUITS .......................................................................................... 15
APPENDIX C. DETAILS OF TRACE FUNCTIONS................................................................................... 17
Overview of trace function ..................................................................................................................... 17
Delay count............................................................................................................................................ 18
Trace execution mode ........................................................................................................................... 18
Sub-switch, section, and qualify............................................................................................................. 19
Starting trace ......................................................................................................................................... 19
Trigger condition.................................................................................................................................... 20
Stopping trace ....................................................................................................................................... 21
Terminating trace................................................................................................................................... 21
Forced delay mode ................................................................................................................................ 22
3
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
1. OVERVIEW
KIT-V850E/PG2-IE is a kit that performs in-circuit emulation for NEC RISC microprocessor V850E/PG2.
Using a dedicated emulator chip in the kit has made it highly transparent, compact, and lightweight.
Connect the pod to the RTE-2000-TP or RTE-2000H-TP and use it. After this, by explanation which does
not distinguish RTE-2000-TP and RTE-2000H-TP, these are named generically and it is described as
RTE-2000(H)-TP.
This product comes with the following items:
1.
V850E/PG2 pod
: 1
2.
RTE for Win32 setup disk
: 1
3.
User's Manual
: 1
4.
Power supply (RTE-PS04: +5 V/4.5 A) : 1
5.
NQ Pack Set
: 1 set
6.
Support spacers and screws
: 1 set
The main body which can use this product is as follows.
- RTE-2000-TP-x-x
- RTE-2000 H-TP-IF-IE80
- In the case of RTE-2000 H-TP other than RTE-2000 H-TP-IF-IE80
Please use it after adding IF card (IF-IE80) of an option.
4
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
2. HARDWARE SPECIFICATIONS
Emulation
Target device
V850E/PG2 (TQFP-100)
RTE-TP type to be used
RTE-2000-TP, RTE-2000H-TP(with IF-IE80)
Emulation functions
Operating frequency
Clock source
64 MHz (max.)
internal clock (4/5/8/16MHz)
Internal ROM emulation capacity
1 MB
Internal RAM emulation capacity
48KB
Operation voltage
3.3 V/+1.5V
Event function
Number of events
Setting of execution address
8
Setting of data access
6
Address specification
Specifiable range
Data specification
Maskable
Status specification
Maskable
Number of sequential unit stages
Path counter
4
12 bits
Break functions
Hardware breakpoints
Instruction/access breakpoints
Address specification
2
Maskable
Data specification
Maskable
Status specification
Maskable
Software breakpoints
Breaks that can be set using events
100
Supported
Step breaks
Supported
Manual breaks
Supported
External breaks (High/Low edge)
Supported
Trace functions
Trace data bus
24 bits
Trace memory
24 bits × 256k words
Trigger setting
Trigger that can be set using an execution
address
Supported
Trigger setting by data access
Supported
Trigger setting by event
Supported
Trigger setting by external input
Supported
Start/stop specification (sub-switch)
Supported
Trace delay
0 - 3FFFF
Time tag
100 ns - 30 h
Disassembled trace data display function
Provided
Complete trace mode specification function (no real
time)
Provided
Pin mask functions
RESET-
5
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
Host & interface blocks
Item
Contents
Target host machine
DOS/V machine
Debug monitor
GreenHills Multi (Windows95/98/NT/2000)
Interface
PC-Card Type2 (PCMCIA Ver2.1/JEIDA Ver4.2 or later)
PCI bus
LAN/USB
Power supply
Dedicated power supply: RTE-PS04 (in: 100 V, out: +5 V, 4.5 A)
6
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
3. INSTALLATION PROCEDURE
Install this product using the following procedure:
1.
Installing the RTE-2000(H)-TP
2.
Connecting this product to the RTE-2000(H)-TP
→ Refer to the manual of the RTE-2000(H)-TP.
In the case of RTE-2000-TP
→Connect the pod cable to the CPU-IF connector on the JTAG/N-Wire board module of the
RTE-2000-TP.
In the case of RTE-2000H-TP
→Connect the pod cable to the ICE-IF(80) connector on the IF-IE80 board module of the
RTE-2000H-TP.
3.
A setup of SW on the pod
→ See Chapter 4 in this manual.
4.
Connecting this product to a user system
→ See Chapter 5 in this manual.
5.
Installing RTE for Win32
→ Refer to the manual of RTE for Win32.
6.
Initializing RTE for Win32
→ See Chapter 6 in this manual.
7.
Installing the debugger
→ Refer to the manual of the target debugger.
7
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
4. SETTING SWITCHES
SW1
SW1
Symbol
Function
Initial value
1
CKSEL
for a factory test(don't change)
2
PLLSEL1
for a factory test(don't change)
ON
3
PLLSEL2
ON
4
CLK_HALF
for a factory test(don't change)
for a factory test(don't change)
OFF
ON
SW2
Frequency of the clock inputted into CPU
SW2
The set value of the
CKP register
1
2
3
4
OFF
OFF
OFF
OFF
ON
OFF
OFF
OFF
4MHz
1/1
OFF
ON
OFF
OFF
8MHz(initial value)
1/2
ON
ON
OFF
OFF
16MHz
1/4
--
--
ON
OFF
Don't set up.
--
OFF
ON
ON
ON
5MHz
1/2
ON
ON
Don't set up.
--
--
Don't set up.
Don't set any values other than the combination of a table to the CKP register.
SW1 and 2 are the upper surface of a central board, and near the pod tip.
Please do not change a setup of those other than SW2.
8
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
5. CONNECTING THIS PRODUCT TO THE USER SYSTEM
Connect this product to the user system using the following procedure.
Mounting the NQPACK
Solder NQPACK supplied with the product on the user system.
Turning the power on
1.
2.
3.
4.
5.
Turn the power to the host personal computer on.
Turn the power to the RTE-2000(H)-TP on.
Turn the power to the V850E/PG2 pod on. (Connect the dedicated power supply Plug to the power
supply jack.)
Confirm that the LED_POWER indicating the power status of the pod comes on.
Turn the power to the user system on.
Confirm that the LED_TON indicating the power status of the user system comes on.
Start up the debug monitor.
Turning the power off
1.
2.
3.
4.
5.
Exit the debug monitor.
Turn the power to the user system off.
Confirm that the LED indicating the power status of the user system goes out.
Turn the power to KIT-V850E/PG2-IE off. (Disconnect the dedicated power supply from the power
supply jack.)
Turn the power to the RTE-2000(H)-TP off.
Turn the power to the host personal computer off.
[Caution]
When soldering the NQPACK on the board, be careful about the position of pin 1 because the orientation
of the socket is determined. Use the  mark.
The following figure shows how the V850E/PG2 pod is connected to the user system.
V850E/PG2-F pod
To the RTE-2000-TP
Power supply Plug
Two LEDs
Near LED : Power status of
the pod
Far LED : Power status of
the user system
Support
Type-F YQ socket
YQ pack guide screw
YQ pack
Solder
NQ pack
User system
9
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
6. RTE for WIN32
This chapter describes the setting of RTE for WIN32.
Invoking ChkRTE2.exe
After finishing to connect to the user system and apply the power supply for all equipments, invoke
ChkRTE2.exe to set up the configuration of "RTE for WIN32".
Please set up the "RTE for WIN32" configuration at least one time for newly installed hardware.
<Setting up RTE-products>
<Selecting RTE>
From Product List, select the V850E/PG2-IE located beneath the IE tree.
<Selecting I/F-1, I/F-2>
Select and specify the host interface that suitable for your system from pull-down
menu. (The display in example shows that USB-IF is assigned.)
When you use it by RTE-2000H-TP, please use rte4win32 ver.6.00.xx
or later.
10
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
<Function test>
For the function test, RTE for WIN32 must properly be connected to the user system and capable of
debugging. If you set up RTE and then perform a function test according to the screen instructions, the
following dialog box appears upon the normal completion of the test. In this state, control from the
debugger is possible.
Perform the ChkRTE2.exe function test when the power to the user
system is on if it is connected.
If the power is off, an error occurs.
11
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
7. PRECAUTIONS
This chapter provides the precautions you should observe when using KIT-V850E/PG2-IE.
Precautions for connecting the user system
1)
If the power to the user system is turned off in the break status, the ICE puts the CPU into the forced
reset status and stops the output of the signal line to the user system. In this status, the user system
cannot be controlled from the debugger. If you want to turn the power to the user system again, it is
desirable to restart up this system from scratch in principle. To continue with debugging from
necessity, turn the power to the user system on again and be sure to issue the initialize (init)
command from the debugger. Then, set the CPU and debugger again. If the power to the target
system is turned off, then on again after the debugger has started up, however, the debugger may
hang up. In this case, restart up the system from scratch. Do not leave the RTE system with only the
power to the user system turned off because this status may cause a failure in the user system or this
product.
2)
If the CPU in the user system fails to operate normally, the debugger may also fail to start up or hang
up with specific commands.
Handling the pod
The entire circuit of the pod is exposed. Do not allow the circuit to come into contact with metals and
others when it is energized. Otherwise, a failure may occur in the main unit.
Initializing the ASID register
Before using the emulator, set the value of the ASID register to 0x00 for future compatibility. If the
emulator is used with the ASID register set to other than 0x00, a break function may be disabled.
Adjusting supports
The pod is designed so that supports can be mounted at its end. Adjust the supports so that the pod
becomes parallel to the board on the user system when it is connected to the user system with the NQPACK.
To adjust the height of a support, loosen the nut and slide the screw
in or out.
After adjusting the height, tighten the nut to fix the screw position.
The input of an external clock
A clock cannot be supplied from a user system.
Caution related to the delay time
Almost all signals are connected directly between the CPU in the pod and the user system. However, a
delay of about 3 ns (typical) may occur due to the wiring length to the tip and the capacity, compared with
direct CPU connection. Design the user system with accommodating this delay.
HALT instruction
When a break is made with the HALT instruction, the break address is the starting address of the
instruction next to the HALT instruction.
12
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
Breakpoints
If a hardware breakpoint is set to the second instruction of an instruction string that simultaneously
execute two instructions, it is invalid.
Measuring the execution time
The time command displays the execution time from the previous "execution to a break".
The
measurement value contains the overhead time (error of several CPU clocks). Note the following point:
→
If a breakpoint is set at the execution start address, the measurement error is doubled. To measure
the execution time, remove the breakpoint at the execution start address.
The trace display under execution
A trace display is possible for the program executed in the space of internal ROM also in execution.
NQPACK set consumables
(1)
100-pin type-F YQ socket
YQS-100SDF
(2)
100-pin YQ pack
YQP-100SD with guide screws
(3)
100-pin NQ pack
NQP-100SD
[Remark]
The sockets shown above are consumables. They should be replaced regularly, for example after
about 50 cycles of insertion/removal. However, a soldered socket at the lower surface of the
V850E/PG2 pod cannot be replaced.
If it is expected that it is subjected to frequent
insertion/removal, install a 208-pin YQ socket previously for protection purposes.
Other information
Be sure to refer to the Release Note and other manuals if provided.
13
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
66.04
14
76.2
APPENDIX A. PACKAGE DRAWING OF THE POD SECTION
1pin
99.06
POWER JACK
51
DC Jack
19
YQSOCKET-100SDF
YQPACK-100SD
NQPACK-100SD
27
6.0
14
3.81
83.82
15.24
Unit: mm
14
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
APPENDIX B. USER INTERFACE CIRCUITS
Port 0, Port 1, Port 2, Port 3, Port 5, Port 6
TVDD5
100 K
User system
CPU
Port 4
TVDD5
100 K
Quick SW
CPU
User system
User system
ANI001-ANI011, ANI101-ANI111
VDD5
100
User system
CPU
RESET-, MODEx
TVDD5
FPGA
CPU
RESET->47K, MODEx->100K
User system
15
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
CLK_DBG
User system
CPU
AVDD, AVREF0/1, AVSS0/1
CPU
+5V
NC.
AVDD
470K
AVREFP0/1
0.1uF
AVREFM0/1
0.1uF
AVDD
AVREFP0/1
User system
AVREFM0/1
470K
AVSS0/1
AVSS0/1
VDD5, VDD15, VSS, and others
Others signals(X1, X2)
Other VDD5 circuits
Other VDD15 circuits
Other CVDD circuits
NC.
1K
To the level sense
circuit
VDD5(all)
1K
+5 V
10 K
To the level sense
circuit
User system
VSS (73pin)
Other VSS circuits
Remark: TVDD5 is an internal power supply equivalent to a 5-V power supply in the user system.
16
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
APPENDIX C. DETAILS OF TRACE FUNCTIONS
This appendix describes the real-time trace function.
Overview of trace function
The real-time trace function writes the details of the execution (trace data) output from the CPU in the
trace buffer in the ICE for each execution. You can check the data using the trace command.
You can set the trace mode, trace start condition, trigger condition, section condition, qualify condition,
and other conditions to specify the loading of trace data.
For the flow of loading trace data, see Figures 1 and 2.
Start of trace
The trigger condition
is satisfied.
End of trace
CPU execution
Data loaded into the ICE
CPU
Trace
Trace data
Figure 1 Flow of loading trace data
End
The trigger
condition is
satisfied.
If the trace buffer in
the ICE becomes full,
it is overwritten from
the beginning.
Start of trace
Figure 2 Trace data in ICE
17
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
Delay count
The delay count means the number of cycles in which trace data is to be loaded after the trigger condition
is satisfied (Figure 3). The number of cycles differs depending on the type of CPU execution. One cycle is
not one execution unit.
Start of trace
The trigger condition is
satisfied.
End of trace
CPU execution
Trace data is loaded
during the specified
number of cycles.
Figure 3 Flow of delay count
Trace execution mode
In the real-time mode, trace data is loaded with priority given to the CPU execution. If the trace buffer
(FIFO) in the CPU becomes full, part of trace data may not be loaded (Figure 4).
When the trace buffer in the CPU is full
CPU execution
Loading of trace
data
The details of
execution during
this section are lost.
Overflow information and
not trace data is written in
the trace buffer.
Figure 4 Real-time mode
18
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
In the non-real-time mode, all trace data can be loaded. If the trace buffer (FIFO) in the CPU becomes
full in this mode, the CPU execution is temporarily stopped and is automatically restarted (Figure 5).
The CPU is temporarily
stopped.
The CPU is restarted.
CPU execution
Loading of trace
data
Trace data is not loaded
when the CPU is
temporarily stopped.
Figure 5 Non-real-time mode
Sub-switch, section, and qualify
The sub-switch indicates whether OR or AND (set by tenv [subor|suband]) of the section and qualify
conditions are satisfied (on) or not (off). You can specify cycles in which trace data is to be loaded according
to the on or off status (sswon/sswoff command). By specifying cycles in which trace data is to be loaded for
sswon and nothing to be loaded for sswoff, the on/off status of this sub-switch corresponds to the start or stop
of trace. (The initial value of the sswon/sswoff command is as described above. In the description below,
these commands are assumed to be set to their initial value.)
You can specify a section using the tsp1 and tsp2 commands and evt secon and secoff parameters. Use
tsp1 and secon to specify that a section is established (on) and tsp2 and secoff to specify that a section is not
established (off).
The event condition specified for qualify in the evt command is used as a qualify condition. When the
event condition is satisfied, the qualify condition is also satisfied.
Starting trace
To start loading trace data, the following methods are available: Forced start method (tron force) and the
method using the status of the sub-switch according to the section and qualify setting. (Figure 6)
To set the loading condition using the sub-switch, use sswon and sswoff. Usually, specify cycles in which
trace data is to be loaded for sswon and nothing to be loaded for sswoff. According to this setting, trace data
is loaded in the sub-switch on state and the loading of trace data is stopped in the sub-switch off state.
19
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
• Start unconditionally loading trace data (tron force)
• Set section point (tsp1, evt secon)
• Set qualify (evt qualify)
The condition
is satisfied.
Start of trace
CPU execution
Loading of trace
data
Figure 6 Starting trace
Trigger condition
A trigger condition is used as the start point of delay count (Figure 7). You can set a trigger condition to
check the details of the execution before and after the trigger.
• The instruction at the trigger address (tp) is executed or trace data
(td1, td2, td3, or td4) is accessed.
• The external signal condition is as specified (tron noext|posi|nega).
• The event match point factor is established (evt match).
The condition
is satisfied.
The trigger condition
is satisfied.
End of trace
CPU execution
Execution is traced during
as many cycles as the delay
count and trace is forcibly
terminated.
Figure 7 Trigger condition
20
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
Stopping trace
To stop loading trace data, use the status of the sub-switch according to the section and qualify setting.
(Figure 8)
To set the loading condition using the sub-switch, use sswon and sswoff. Usually, specify cycles in which
trace data is to be loaded for sswon and nothing to be loaded for sswoff. According to this setting, trace data
is loaded in the sub-switch on state and the loading of trace data is stopped in the sub-switch off state.
• Set section point (tsp2, evt secoff)
• Set qualify (evt qualify)
The condition
is satisfied.
Stop of trace
Start of trace
Stop of trace
CPU execution
Loading of trace
data
Loading of trace
data
Figure 8 Stopping trace
Terminating trace
After trace is terminated, no more trace data is loaded.
When the end condition is satisfied, unlike the stop condition, trace is not restarted (Figure 9).
• Stop CPU execution.
• Forcibly terminate trace (troff).
• End delay count.
The condition
is satisfied.
Start of trace
End of trace
CPU execution
No more data is loaded.
Loading of trace
data
Figure 9 Terminating trace
21
KIT-V850E/PG2-IE
User’s Manual (Rev.1.01)
Forced delay mode
In the forced delay mode, trace is forcibly terminated when trace data is loaded during the specified delay
count (number of cycles) after the start of trace. In this mode, the trigger condition is ignored (Figure 10).
When CPU execution starts, trace is started in this mode.
Start of trace
End of trace
CPU execution
Trace terminates after trace
data is loaded during as many
cycles as the delay count.
Figure 10 Forced delay mode
22