Links

Images

Classifications

H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements

H03F3/34—Dc amplifiers in which all stages are dc-coupled

H03F3/343—Dc amplifiers in which all stages are dc-coupled with semiconductor devices only

H—ELECTRICITY

H03—BASIC ELECTRONIC CIRCUITRY

H03F—AMPLIFIERS

H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements

H03F3/45—Differential amplifiers

H03F3/45071—Differential amplifiers with semiconductor devices only

Abstract

A filter circuit is provided for suppressing an increase of circuit area, enabling easy circuit design, realizing a reduction of power consumption by a common control voltage operation, and able to stably control the cut-off frequency. The filter circuit includes a differential circuit and a control circuit. The differential circuit includes a first MOS transistor connected to a first current source and a second MOS transistor connected to a second current source. The control circuit controls the out currents of the first and second current source and provides a control signal to the first and second MOS transistors.

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a filter circuit, more particularly relates to an active filter circuit called a transconductor-C (Gm-C), and a transconductor serving as a component of a filter circuit.

2. Description of the Related Art

In an integrated filter circuit including an active filter, for example, a Gm-C filter, it is desirable to enable easy, linear adjustment of a cut-off frequency fc while maintaining a Q factor of the filter.

A waveform equalizing technique as represented by partial response-maximum likelihood (PRML) is generally applied to a stored data reproduction system (read channel) for reproducing stored information from an information storage medium such as a magnetic or optical disk. Normally, in a signal waveform reproduced via an optical pickup or a magnetic head from a storage medium, large signal leakage occurs between adjacent bit data; namely, large inter-symbol interface (ISI), such that reproduction of data only by the signal level of the sampling time is difficult. The partial response (PR) technique and other techniques enable high density recording and reproduction combined together with a later stage Viterbi decoding algorithm etc. by permitting ISI for only two to five adjacent sampling times, while eliminating signal leakage in other sampling times.

By taking as an example a magnetic medium wherein a reproduced signal is inherently a differential system, the equalization method used is a differential series such as PR4 (equalizing a write code 1 to three adjacent sample rows 1, 0, and −1), EPR4 (similarly equalizing it to 1, 1, −1, and −1), and EEPR4 (similarly equalizing it to 1, 2, 0, −2, and −1). Specifically, a high frequency enhanced analog low pass filter is used as an equalizer. For example, a 7-pole 2-zero filter comprising a Gm-C biquadratic filter is proposed by Geert A. De Veirman and Richard G. Yamasaki in “Design of a Bipolar 10-MHZ Programmable Continuous-Time 0.05° Equiripple Linear Phase Filter”, IEEE Journal of Solid-State Circuits, vol. 27, no. 3, March 1992. This filter configuration has the linearity of phase characteristic required by a digital read channel; that is, a good, constant group delay characteristic, and is generally used as an analog equalizing filter.

FIG. 5 is a block diagram of the configuration of the filter.

As shown in the figure, the filter comprises cascade-connected biquadratic filters/equalizers 101 (biquad1/equalizer), 102 (Biquad2), and 103 (Biquad3) and low pass filter (LPF) 104. Note that the biquadratic filter/equalizer 101 has an equalizing function. In the filter configuration shown in FIG. 5, a reproduced signal Sin is controlled in gain, then input to the first stage biquadratic filter/equalizer 101 and there adjusted in high frequency boost and equalized. Then, together with the biquadratic filters/equalizers 102 and 103 and the low pass filter 104 connected thereafter, a phase characteristic having a constant group delay is attained. According to Veirman and Yamasaki, the pole frequencies and Q factors of the filter components are as shown in FIG. 6.

The pole frequencies in FIG. 6 are scaled by the cut-off frequency of the equalizing filter. For example, in a read channel having a data rate of 400 Mbps, the cut-off frequency of the equalizing filter becomes about 100 MHZ. As a result, if the cut-off frequency of the equalizing filter is assumed to be 100 MHZ, from FIG. 6, for example, the pole frequency, that is, the cut-off frequency, of the third stage biquadratic filter 103 becomes 231.74 MHZ. Note that the combinations of the pole frequencies and Q factors in FIG. 6, that is, the pole arrangement, are those of “a linear phase filter having a 0.05° equiripple error” well known in filter design, but the invention is also applicable to other combinations of the pole frequencies and Q factors. The pole arrangement here is just an example.

The reproduced data rate of a disk medium differs by about 2.5 times between its inner track and outer track and is required to be adjustable to an optimal cut-off frequency by an external control means. At this time, all of the filter components, that is, the biquadratic filters and the low pass filter, have to have Q factors held at the values indicated in FIG. 6 at all times. Further, the ratios of pole frequencies of the biquadratic filters and the low pass filter have to be the ratios indicated in FIG. 6 regardless of the cut-off frequency of the equalizing filter as a whole. In other words, when adjusting the cut-off frequency of the equalizing filter as a whole in accordance with a change of the reproduced data rate, it is necessary that the component biquadratic filters and the low pass filter be monotonously increased or decreased in pole frequencies while maintaining constant Q factors.

Next, a method of designing the above cut-off frequency and Q factor will be explained by showing an example of the circuits of the components when configuring an equalizing filter by a Gm-C filter.

FIG. 7 shows an example of the configuration of a biquadratic filter having a differential configuration. As shown in the figure, two integrators comprised of Gm-C's are connected in cascade, while a negative feedback loop comprised of another Gm cell is connected to an output terminal thereof. Note that in FIG. 7, the load capacitance C is expressed as a differential capacitance, but generally 2C capacitances are connected between positive and negative signal lines and a ground potential. This is done so that capacitance can easily be set considering the amount of parasitic capacitance, and so that a function of phase compensation capacitance can be easily combined in a common-mode feedback loop.

The transfer function of the biquadratic filters 102 and 103 having the configuration shown in FIG. 7 and used as an equalizing filter is given by the formula below: VlpVi=gm1gm3/C2s2+s(gm2/C)+(gm1gm3/C2)(1)

Accordingly, the pole frequency ω0 and Q (quality factor) of a filter are expressed by the formulas below: ω0=gm1gm3C,Q=gm1gm3gm2(2)

FIG. 8 shows an example of the configuration of an equalizing filter comprising an equalizer unit capable of adjusting a high pass boost by a feed forward amplifier K. The transfer function of the equalizing filter is given by the formula below. VlpVi=(gm1gm3/C2)-Ks2s2+s(gm2/C)+(gm1gm3/C2)(3)

Similarly, the pole frequency ω0 and Q of the filter are expressed by the formulas below: ω0=gm1gm3C,Q=gm1gm3gm2(4)

Here, the reason for realizing the high pass boost by the biquadratic filter/equalizer 101 is, as will be understood from FIG. 6, so that high pass boosting can be attained by a relatively small K. Therefore, realization of high pass boosting is not limited to the biquadratic filter/equalizer 101 and can be attained by other biquadratic filters.

FIG. 9 is an example of the configuration of the low pass filter 104. As shown in the figure, the transfer function of the filter is given by the formula below: VlpVi=(gm/C)s+(gm/C)(5)

The pole frequency ω0 can be obtained as below. ω0=gmC(6)

Realization of an equalizing filter having a constant group delay characteristic and a variable cut-off frequency is attained by setting the pole frequencies ω0 and Q of the biquadratic filters so as to satisfy the ratios of the pole frequencies and Q factors shown in FIG. 6. It is normally attained by controlling the gm of the biquadratic filters. According to formulas (1) to (5), it is theoretically possible to make the cut-off frequencies of the filters variable by changing the capacitances C, however, integration of variable capacitors such as varicaps in a standard CMOS production process should normally be avoided since it increases the number of steps in the production process and leads to a rise of costs. Note that in this case as well, it is general practice to change the capacitances connected to the Gm-C integrators in stages of, for example, units of C such as C, 2C, and 3C, or in units of 0.5C so as to coarsely change the cut-off frequency of a filter in a relatively wide range. The gm value is then controlled to continuously and finely adjust the cut-off frequency.

When the capacitance C is fixed, the two values ω0 and Q can be determined by adjusting the parameters of gm1, gm2, and gm3. Normally, the general practice is to set gm2=gm3 or gm1=gm3. By setting gm2=gm3, the formulas (2) and (4) can be rewritten to the formulas below: ω0=gm1gm2C,Q=gm1gm2(7)

On the other hand, when gm1=gm3, the formulas (2) and (4) can be rewritten as follows: ω0=gm1C,Q=gm1gm2(8)

In each of the above cases, ω0 can also be linearly changed while maintaining Q at a constant value by linearly changing all gm's of the biquadratic filter. For example, if both gm1 and gm2 are doubled, the cut-off frequency ω0 can also be doubled while maintaining Q at a constant value.

As will be understood from the above explanation, when designing a Gm-C configuration biquadratic filter and first-order low pass filter, it is preferable that the gm values of the Gm-C integrators which compose whole filter can be controlled by an external means and can be controlled linearly.

In the related art, a silicon bipolar element has been used for such high frequency filter applications. In a bipolar element, as is well known, the gm (hereinafter expressed by gm,bip to distinguish it from the gm of a MOS transistor) is indicated by the formula below: gm,bip=∂∂VBE(IsexpVBEVT)=ISVTexpVBEVT=ICVT(9)

According to formula (9), the gm,bip of a bipolar transistor is proportional to the collector current IC, so the gm,bip can be linearly changed relatively easily.

On the other hand, a PRML read channel function is inseparable from the above Viterbi decoding and follows digital processing as represented by the Reed Solomon error correction algorithm. There is a strong demand for analog PR equalization in a CMOS production process coexisting on the same die along with such purely digital processing blocks.

As is well known, the gm of a MOS element (hereinafter expressed as gm,MOS for clarification) is indicated by the formula below: gm,MOS=∂∂VGS(K(VGS-Vth)2)=2KID=2KVeff(10)

Here, Vth is the threshold voltage of a MOS transistor, K=μCox/2L, and Veff=VGS−Vth.

When comparing formula (10) and formula (9), the gm of a bipolar element is linear with respect to the collector current IC, while the gm of a CMOS element is linear with respect to the square root of the drain current ID. Thus, in the case of a CMOS element, when controlling the gm by changing the drain current ID by some external means, it is normally preferable in terms of controllability to provide a conversion mechanism for compensating for the above root characteristic for each of the transconductors and to change linearly from the minimum gm,min to the maximum gm,max in the variable range.

Summarizing the problems to be solved by the invention, in an equalizing filter configured by CMOS elements of the related art, for example, the cut-off frequency of the PR equalizing filter is adjusted by an adjusting means of about 5 to 6 bits width. In this case, a conversion mechanism for correcting the above root characteristic can also be realized by, for example, processing a digital domain by a lookup table such that the root characteristic can be compensated for in an analog domain as well.

However, in any case, this leads to an increase of the circuit area due to the additional circuits and an increase of power consumption and causes deterioration of the filter characteristic itself.

Also, as another disadvantage, when controlling the gm of a CMOS element by the drain current ID, some kind of linearizing means is generally required. Consequently, there arises a disadvantage that the inherent transconductance of a CMOS element cannot be obtained as a circuit gm. Furthermore, an increase of the circuit area and an increase of power consumption are inevitable.

For example, in a differential circuit comprised of MOS transistors shown in FIG. 10, the gm's of the MOS transistors can be controlled by a bias current IB. The relationship is expressed by the formula below: I1-I2=K(V1-V2)2IBK-(V1-V2)2(11)

As shown in formula (11), a non-linear term is included. As a result, linearization by a variety of linearizing means is necessary. The gm's obtained thereby become much smaller than the inherent gm,MOS values of the MOS elements indicated in formula (10).

SUMMARY OF THE INVENTION

An object of the present invention is to provide a transconductor and a filter circuit capable of suppressing an increase of circuit area, enabling easy circuit design, realizing a reduction of power consumption by a common control voltage operation, and able to stably control the cut-off frequency.

To attain the above object, according to a first aspect of the present invention, there is provided a transconductor comprising a differential circuit including a first MOS transistor having a gate connected to a positive input terminal, a source grounded, and a drain connected to a first current source supplying a first operation current, and a second MOS transistor having a gate connected to a negative input terminal, a source grounded, and a drain connected to a second current source supplying a second operation current and including a control circuit for controlling the output currents of the first and second current sources in accordance with common-mode output voltage of the differential pair (which is comprised of the first and the second MOS transistors) and a predetermined reference potential.

According to a second aspect of the present invention, there is provided a filter circuit comprising a transconductor-C circuit (Gm-C circuit) including at least two transconductors and a load capacitor driven by the transconductors and a common-mode voltage control circuit for supplying a control signal for setting output common-mode voltage of the transconductors to be identical. Each transconductor includes a first MOS transistor having a gate connected to a positive input terminal, a source grounded, and a drain connected to a first current source supplying a first operation current and a second MOS transistor having a gate connected to a negative input terminal, a source grounded, and a drain connected to a second current source supplying a second operation current.

Preferably, the common-mode voltage control circuit generates the control signal in accordance with common-mode output voltage of the differential pair comprised of the first and second MOS transistors and a predetermined reference potential.

More preferably, the common-mode voltage control circuit generates the control signal so that an average voltage of the output signals output from the differential circuit comprised of the first and second MOS transistors becomes identical to the reference voltage.

Preferably, the common-mode voltage to be input to the gates of the first and second transistors is controlled to a desired transconductance value.

More preferably, the ratios of channel width and channel length of the first and second transistors are set to desired transconductance values.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other objects and features of the present invention will become clearer from the following description of the preferred embodiments given with reference to the accompanying drawings, in which:

FIG. 1 is a circuit diagram of an embodiment of a filter circuit according to the present invention;

FIG. 2 is a circuit diagram of the configuration of a transconductance cell forming part of a filter circuit of the present invention;

FIG. 3 is a graph of a gain characteristic of a filter circuit of the present invention;

FIG. 4 is a graph of a group delay characteristic of a filter circuit of the present invention;

FIG. 5 is a block diagram of an example of the configuration of an equalizing filter;

FIG. 6 is a view of pole frequencies and Q factors of filter components;

FIG. 7 is a circuit diagram of the configuration of a biquadratic filter forming part of an equalizing filter;

FIG. 8 is a circuit diagram of the configuration of a biquadratic filter/equalizer forming part of an equalizing filter;

FIG. 9 is a circuit diagram of the configuration of a low pass filter forming part of an equalizing filter; and

FIG. 10 is a circuit diagram of an example of the configuration of a transconductance cell of the related art.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Below, preferred embodiments will be described with reference to the accompanying drawings.

FIG. 1 is a circuit diagram of an embodiment of a filter circuit according to the present invention.

As shown in the figure, a filter circuit of the present embodiment comprises transconductance cells (hereinafter referred to as gm cells for convenience), capacitors, and bias circuits. Note that the filter circuit is for example a biquadratic filter used as an equalizing filter or a low pass filter.

FIG. 1 shows an embodiment of a biquadratic filter comprised of gm cells. As shown in the figure, the filter circuit comprises gm cells 10, 20, 30, and 40 and bias circuits 50 and 60.

The gm cells 10, 20, 30, and 40 are transconductance cells each comprised of CMOS transistors and formed to have a gm and Q designed in advance. The bias circuits 50 and 60 are comprised of common mode feedback circuits (CMFB) for supplying common-mode feedback voltages to the cells 10 and 20, and 30, and 40.

The capacitor C1 is driven by the gm cells 10 and 20, while the capacitor C2 is driven by the gm cells 30 and 40.

As shown in the figure, the gm cell 20 and gm cell 40 are serially connected. An input signal Vi is applied to an input side of the gm cell 20. An output terminal of the gm cell 20 is connected to the capacitor C1, while an output terminal of the gm cell 40 is connected to a capacitor C2. Also, the gm cell 10 and the gm cell 20 are connected in parallel and an output signal V1p of the gm cell 40 is applied to an input terminal thereof. The gm cell 30 and the gm cell 40 are connected in parallel and the output signal V1p of the gm cell 40 is applied to its input side.

Namely, in the filter circuit shown in FIG. 1, the capacitor C1 is a load capacitance of the gm cells 10 and 20, and the capacitor C2 is a load capacitance of the gm cells 30 and 40.

Note that in the configuration shown in FIG. 1, the capacitors C1 and C2 forming load capacitances of gm cells are expressed as differential capacitances, but when generally considering a parasitic capacitance, for example, if the load capacitance is “C”, it is preferable that the load capacitances be constituted by 2C capacitors connected between the positive and negative output terminals of the gm cells and a ground potential. This is done so that the capacitance value can be easily set, and a function of phase compensation capacitance in a common-mode feedback loop, etc. can easily be provided.

The bias circuit 50 generates a bias voltage Vbs1 in accordance with outputs V0 of the gm cell 20 and gm cell 10 and a common-mode voltage setting terminal voltage (control voltage Vc) input from the outside and supplies the same to the gm cells 10 and 20. The bias circuit 60 also generates a bias voltage Vbs2 in accordance with outputs V1p of the gm cell 40 and gm cell 30 and the control voltage Vc input from the outside and supplies the same to the gm cells 30 and 40.

Note that the bias circuits 50 and 60 generate the bias voltage Vbs1 and bias voltage Vbs2 so that an average voltage of the common-mode components of output signals output from the gm cells is identical to the control voltage Vc.

The filter circuit having the configuration explained above utilizes the fact that the gm's of the CMOS elements change linearly with respect to Veff=VGS−Vth, namely, makes the VGS's at an operation point of the MOS elements determining the gm's of the gm cells a common potential, sets the K's of the MOS elements determining the gm values, specifically, the channel widths W, in advance for every element so that the biquadratic filters or the low pass filter constituting the filter satisfy the pole frequencies and Q factors indicated in FIG. 6, and then lays out the elements. The cut-off frequency of the filter is adjusted by changing the common potential VGS.

The gm cells constituting the filter circuit in FIG. 1 can be comprised by differential circuits comprised of MOS transistors as shown in FIG. 2.

As shown in FIG. 2, each gm cell comprises MOS transistors M1 and M2 and current sources IS1 and IS2 for supplying an operation current to the transistors. Gates of the transistors M1 and M2 are connected to a positive input terminal and a negative input terminal of the gm cell, while the sources are both grounded. A drain of the transistor M1 is connected to the current source IS1, while a drain of the transistor M2 is connected to the current source IS2. Output currents of the current sources IS1 and IS2 are controlled by a bias voltage Vbs supplied from the bias circuit 50 or 60 (for example, Vbs1 or Vbs2 shown in FIG. 1). As shown in FIG. 2, the amount of change if of the in-phase current component is supplied to the transistors M1 and M2 by the current sources.

In the illustrated gm cell, the currents i1′ and i2′ are differential currents output by a differential pair of the transistors M1 and M2. Thus, an output differential current iod of the gm cell is given by the formula below: iod=i1′(=-i2′)=i1′-i2′2=i1-i22=K(VC-Vth)(v1-v2)(12)

As will be understood from formula (12), the output differential current iod of a gm cell changes linearly with respect to the differential input voltage v1−v2.

As explained above, by constituting a biquadratic filter or a low pass filter by using the gm cells shown in FIG. 2 and further by constituting the filter circuit (equalizing filter) of the present embodiment shown in FIG. 1, the cut-off frequency of the equalizing filter is controlled by a bias voltage supplied by the bias circuit connected in common to the gm cells. Furthermore, since the gm ratios of the gm cells are kept constant and therefore the Q factors and group delay characteristics of the biquadratic filters and the low pass filter are maintained, the ratios of pole frequencies of the biquadratic filters can be kept constant. Since the gm's of the gm cells change linearly with respect to a control voltage input from the outside, a function conversion mechanism is not necessary.

Furthermore, as shown in FIG. 2, by using a differential pair of source-grounded MOS transistors as a gm cell, a gm which is theoretically linear with respect to an input amplitude can be obtained.

Below, the operation of the filter circuit of the present embodiment comprised of the above gm cells will be explained.

The gm cells 10 and 20 driving the capacitance load C1 are supplied with a bias voltage Vbs1 by the common bias circuit 50. Due to this, feedback control is performed so that common-mode output voltage of the gm cells become desired values set by the bias voltage Vbs1.

Also, similarly, the gm cells 30 and 40 driving the capacitance load C2 are supplied with a bias voltage Vbs2 by the common bias circuit 60. Due to this, feedback control is performed so that common-mode output voltage in the gm cells become desired values set by the bias voltage Vbs2.

Furthermore, as shown in FIG. 1, output terminals of the gm cells are connected to other gm cells or, in some cases, to their own input terminals. As a result, input/output terminals of all gm cells operate at a common-mode voltage. The voltage is set in common by the bias voltage Vbs1 or Vbs2 given to the common-mode voltage setting terminals of the gm cells.

Here, the transconductances gm,MOS of a differential pair of MOS elements, for example, MOS transistors, are given by the above formula (10). According to the formula, it is understood that the gm of a MOS element changes linearly with respect to a voltage Veff equal to VGS−Vth, that is, a difference of a voltage VGS between a gate and source of the MOS transistor and its threshold voltage Vth. The present embodiment uses this characteristic, that is, it uses the bias voltage commonly set by the bias circuits 50 and 60 to be applied between the gates and sources of the MOS transistors of the gm cells and uses the source-grounded MOS transistors as input transistors of the gm cell. As a result, a gm which is linear with respect to a common-mode voltage, that is, the voltage VGS between the gates and sources of the MOS transistors, can be obtained.

Here, the biquadratic filter 103 in FIG. 5 comprising the gm cells shown in FIG. 2 will be explained. Note that the same explanation can be applied to other components in FIG. 5, for example, the biquadratic filter/equalizer 101, the biquadratic filter 102, and the low pass filter 104.

As shown in FIG. 6, in the biquadratic filter 103, the normalized pole frequency is 2.3174 Hz and the Q factor is 2.0229, that is, Q>1. Therefore, the cut-off frequency can be made smaller in the gm cell for providing gm1 when gm3=gm1 than when gm3=gm2. This becomes generally advantageous in terms of power consumption. Here, an explanation will be made assuming gm3=gm1.

At this time, since ω0=gm1/C and Q=gm1/gm2, for example, when the cut-off frequency of the overall equalizing filter is set to be 100 MHZ and C=1 pF, gm1=1.4553 mS and gm2=719.4 μS. From formula (10), when the sizes of the MOS elements are set so as to satisfy K1/K2=1.4553/0.7194 by setting gm1=2K1 Veff and gm2=2K2 Veff, the cut-off frequency fc of the filter circuit can be adjusted by changing the control voltage Veff commonly used by the gm cells without changing the ratios of the gm values, that is, the Q factors.

Note that it is necessary that the pole frequencies of the equalizing filters always maintain the ratios shown in FIG. 6, thus the gm values of all of the gm cells always have to maintain fixed ratios with each other. Therefore, in the filter circuit of the present embodiment, the K's of the MOS elements for determining the gm values of the gm cells, actually, the channel widths W of the MOS transistors, have to be set to the above fixed ratio. By doing so, it is possible to control the cut-off frequency of the overall equalizing filter just by changing the voltage VGS at an operation point or the common-mode voltage commonly used by the gm cells. Function conversion is not necessary.

Also, when determining the K's of the MOS transistors for determining the gm values, the channel length L can be made a parameter. However, since there is a tendency toward shorter channels to obtain larger gm values, the channel lengths L and the gm values tend to deviate from the proportional relationship due to the short channel effect. Thus, the present invention is not limited to the above. The K's of the gm cells can be determined either by the channel lengths L or the channel widths W of the MOS elements such that the gm values can be determined thereby.

FIG. 3 is a graph of the gain characteristic of a filter circuit of the present embodiment and shows the change of the gain characteristic of the filter when changing a Vc terminal voltage.

Also, FIG. 4 is a graph of the group delay characteristic of the filter circuit of the present embodiment and shows the change of the group delay characteristic of the filter when changing a Vc terminal voltage.

Summarizing the effects of the present invention, as explained above, according to the filter circuit of the present invention, the transconductances (gm) of the transconductors of a filter are controlled by a common control voltage. Therefore, the cut-off frequency of the filter circuit can easily be adjusted such that a function conversion mechanism using a lookup table or a function conversion circuit, etc. is totally unnecessary. As a result, it is possible to simultaneously achieve a reduction of circuit area, a reduction of power consumption, and prevention of additional disturbances which may be caused by additional circuits.

Also, in the present invention, the Q factors of the biquadratic filters comprised of the transconductors are kept unchanged since the ratios of gm values between the Gm-C integrators, which become important to achieve the group delay characteristic of the filter, are determined by the ratios of the shape parameters of the MOS elements. In other words, the channel width W and channel length L are not affected by aging etc., so that stable adjustment of the cut-off frequency can be attained.

Furthermore, according to the transconductor of the present invention, the output common-mode voltage becomes the same potential as an externally set common-mode voltage control voltage, and the output common-mode voltage becomes an input common-mode voltage of another transconductor in the next stage or connected to the output terminal thereof, so all transconductors constituting the overall filter operate at an identical common-mode voltage. As a result, distinct advantages are attained such that an operation point of the overall filter circuit can easily be designed, a dynamic range of input and output can be enlarged, and a power consumption can be lowered.

Note that the present invention is not limited to the above embodiments and includes modifications within the scope of the claims.

Claims (9)

What is claimed is:

1. A transconductor comprising:

a differential circuit including a first MOS transistor having a gate connected to a positive input terminal, a source grounded, and a drain connected to a first current source supplying a first operation current, and a second MOS transistor having a gate connected to a negative input terminal, a source grounded, and a drain connected to a second current source supplying a second operation current and

a control circuit for controlling the output currents of said first and second current sources in accordance with output signals output by said differential circuit and a predetermined reference potential, wherein said control circuit provides a control signal to the first and second MOS transistors.

2. A transconductor as set forth in claim 1, wherein said control circuit controls the output currents of said first and second current sources so that the average potential of said output signals is identical to said reference potential.

3. A transconductor as set forth in claim 1, wherein the common-mode potentials input to the gates of said first and second transistors constituting said differential circuit are controlled to be identical to a desired transconductance value.

4. A transconductor as set forth in claim 1, wherein the ratios of channel width and channel length of said first and second transistors constituting said differential circuit are set to be identical to desired transconductance values.

5. A filter circuit comprising:

a transconductor-C circuit (Gm-C circuit) including at least two transconductors and a load capacitance element driven by said transconductors and

a common-mode potential control circuit supplying control signals for setting the output common-mode potentials of said transconductors to be identical,

wherein said transconductors include a first MOS transistor having a gate connected to a positive input terminal, a source grounded, and a drain connected to a first current source supplying a first operation current and a second MOS transistor having a gate connected to a negative input terminal, a source grounded, and a drain connected to a second current source supplying a second operation current, wherein functions of said common-mode potential control circuit are controlled via an external control signal.

6. A filter circuit as set forth in claim 5, wherein said common-mode potential control circuit generates said control signal in accordance with output signals output from the differential circuit comprised of said first and second MOS transistors and a predetermined reference potential.

7. A filter circuit as set forth in claim 6, wherein said common-mode potential control circuit generates said control signal so that an average potential of output signals output from the differential circuit comprised of said first and second MOS transistors becomes identical to said reference potential.

8. A filter circuit as set forth in claim 5, wherein the common-mode potential to be input to the gates of said first and second transistors is controlled to be a desired transconductance value.

9. A filter circuit as set forth in claim 5, wherein the ratios of channel width and channel length of said first and second transistors are set to be desired transconductance values.

US100925412001-03-142002-03-08Transconductor and filter circuit using the same
Expired - Fee RelatedUS6677822B2
(en)