CMOS LOGIC

A
CMOS transistor
(or device) has four terminals:
gate
,
source
,
drain
, and a fourth terminal that we shall ignore until the next section. A CMOS transistor is a switch. The switch must be conducting or
on
to allow current to flow between the source and drain terminals (using open and closed for switches is confusing—for the same reason we say a tap is
on
and not that it is
closed
). The transistor source and drain terminals are equivalent as far as digital signals are concerned—we do not worry about labeling an electrical switch with two terminals.

V
AB
is the potential difference, or voltage, between nodes A and B in a circuit;
V
AB
is positive if node A is more positive than node B.

For TTL the positive power supply is called VCC (V
CC
or
V
CC
). The 'C' denotes that the supply is connected indirectly to the collectors of the
npn
bipolar transistors (a bipolar transistor has a collector, base, and emitter—corresponding roughly to the drain, gate, and source of an MOS transistor).

Following the example of TTL we used VDD (V
DD
or
V
DD
) to denote the positive supply in an NMOS chip where the devices are all
n
-channel transistors and the drains of these devices are connected indirectly to the positive supply. The supply nomenclature for NMOS chips has stuck for CMOS.

VDD is the name of the power supply node or net;
V
DD
represents the value (uppercase since
V
DD
is a DC quantity). Since
V
DD
is a variable, it is italic (words and multiletter abbreviations use roman—thus it is
V
DD
, but
V
drain
).

Logic designers often call the CMOS negative supply VSS or
VSS
even if it is actually ground or GND. I shall use VSS for the node and
V
SS
for the value.

CMOS uses
positive logic
—VDD is logic '1' and VSS is logic '0'.

We turn a transistor on or off using the gate terminal. There are two kinds of CMOS transistors:
n
-channel transistors and
p
-channel transistors. An
n
-channel transistor requires a logic '1' (from now on I’ll just say a '1') on the gate to make the switch conducting (to turn the transistor
on
). A
p
-channel transistor requires a logic '0' (again from now on, I’ll just say a '0') on the gate to make the switch nonconducting (to turn the transistor
off
). The
p
-channel transistor symbol has a bubble on its gate to remind us that the gate has to be a '0' to turn the transistor
on
. All this is shown in Figure 2.1(a) and (b).

If we connect an
n
-channel transistor in series with a
p
-channel transistor, as shown in Figure 2.1(c), we form an
inverter
. With four transistors we can form a two-input
NAND gate
(Figure 2.2a). We can also make a two-input
NOR gate
(Figure 2.2b). Logic designers normally use the terms NAND gate and logic gate (or just gate), but I shall try to use the terms NAND
cell
and
logic cell
rather than NAND gate or logic gate in this chapter to avoid any possible confusion with the gate terminal of a transistor.