We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Firefox,
Internet Explorer 11,
Safari. Thank you!

AR# 31294

11.1 System Generator for DSP - Why is the reset signal on my FIFO not behaving the same in hardware as in software?

Description

In System Generator simulation, the reset behaves as a level-sensitive signal. However, in HDL simulation (and in hardware), it is edge-sensitive.

Solution

This is due to a change of behavior in the FIFO Generator IP Core which is used for the FIFO Block in System Generator for DSP. The new behavior is that the reset signal is edge-sensitive, which has not been reflected in System Generator.