In this thesis, I describe the evaluation framework for Rigel,
a 1024-core single-chip accelerator architecture designed for
high throughput on visual computing and scientific workloads.
I present an integrated ...